AD582 — SPECIFICATIONS (typical (α) +25°C, $V_s=\pm15$ V and $C_u=1000$ pF, A=+1 unless otherwise specified)

MODEL	AD582K	AD5828
AMPLE/HOLD CHARACTERISTICS		
Acquisition Time, 10V Step to 0.1%,		•
CH = 100pF	ehre	•
Acquisition Time, 10V Step to 0.01%,	25µs	•
CH = 1000pF	2362	
Aperture Delay, 20V p-p Input, Hold 0V	200ns	•
Aperture Jitzer, 20V p-p Input,	•	
Hold OV	15ns	•
Settling Time, 20V p-p Input,		
Hold OV, to 0.01%	0.5µs	•
Droop Current, Steady State, \$10VOUT	100pA max 1nA	150nA max
Droop Carrent, T _{min} to T _{max} Charge Transfer	SpC max (1.5pC typ)	•
Sample to Hold Offset	0.5mV	•
Feedthrough Capacitance		
20V p-p, 10kHz Input	0,05pF	•
RANSFER CHARACTERISTICS		
Open Loop Gain		
V _{OUT} = 20V p-p, R _L = 2k	25k min (50k typ)	•
Common Mode Rejection	(0.18 _ !_ (0.0.18)	•
V _{CM} = 20V p-p	60dB min (70dB typ)	
Small Signal Gain Bandwidth	1.5MHz	•
V _{OUT} = 100mV p-p, C _H = 100pF Full Power Bandwidth	- · # 1710 - 0	
V _{OUT} = 20V p-p, C _H = 100pP	70kHz	•
Siew Rate		
V _{OUT} = 20V p-p, C _H = 190pF	3V/يع	•
Output Resistance		
Hold Mode, lout = ±5mA	12Ω	•
Linesrity	40.018	•
Vout = 20V p-p, RL = 2k	±0,01% ±25mA	•
Output Short Circuit Current	147IIIA	
ANALOG INPUT CHARACTERISTICS	AmV may (2mV mm)	•
Offset Voltage	6mV max (2mV typ) 4mV	8mV max (5mV typ)
Offset Voltage, T _{min} to T _{max} Bies Current	3μA max (1.5μA typ)	•
Offset Current	300nA max (75nA typ)	•
Offset Current, T., to T.	100nA	400nA max (100nA typ)
Offset Current, T _{min} to T _{max} Input Capacitance, f = 1MHs	2pF	•
input Resistance, Sample of Hold	*****	
20V p-p input, A = +1	30MΩ 30V	•
Absolute Max Diff Input Voltage	±V _S	•
Absolute Mex Input Voltage, Either Input	-15	
DIGITAL INPUT CHARACTERISTICS		
+Logic Input Voltage	+2V min	•
Hold Mode, T _{min} to T _{max} , -Logic @ 0V Sample Mode, T _{min} to T _{max} , -Logic @ 0V	+0.8V max	•
+Logic Input Current		
Hold Mode, +Logic ♥ +5V, -Logic ♥ 0V	1.5µA	•
Sample Mode, +Logic ● OV, -Logic ● OV	1nA	•
-Logic Input Current		
Hold Mode, +Logic ● +5V, -Logic ● 0V	24µA	•
Sample Made, +Logic @ OV, -Logic @ OV	44A +15V/-6V	•
Absolute Max Diff Input Voltage, +L to -L	+15V/-6V ±V _S	•
Absolute Max Input Voltage, Either Input	-12	
POWER SUPPLY CHARACTERISTICS		4007 - 4400
Operating Voltage Range	±9V to ±18V	±9V to ±22V
Supply Current, Rt. = **	4.5mA max (3mA typ)	-
Power Supply Rejection,	4048 min (7548 mm)	•
ΔV _S = 5V, Sample Mode (see next page)	60dB min (75dB typ)	
TEMPERATURE RANGE		-55°C to +125°C
Specified Performance	0 to +70°C	-55°C to +125°C
Operating	−25°C to +85°C −65°C to +150°C	->> (10+12> (
Storage	+300°C	•
Lead Temperature (Soldering, 15 sec)	.,,,,,	
PACKAGE OPTION ^{1,2}		
TO-100 (H-10A)	ADS82KH	AD582SH
	AD582KD	AD582SD

NOTES
*Specifications same as AD\$82K.
1 Ceramic DIP: H = Hormetic Metal Can. For outline information see Package Information section.
2 Por AD\$8278838 specifications, refer to Analog Devices Military Products Databook.

Specifications subject to change without notice.

Applying the AD582

APPLYING THE AD582

Both the inverting and non-inverting inputs are brought out to allow op amp type versatility in connecting and using the AD582. Figure 1 shows the basic non-inverting unity gain connection requiring only an external hold capacitor and the usual power supply bypass capacitors. An offset null pot can be added for more critical applications.




Figure 1. Sample and Hold with A = +1

Figure 2 shows a non-inverting configuration where voltage gain, A_V , is set by a pair of external resistors. Frequency shaping or non-linear networks can also be used for special applications.




Figure 2. Sample and Hold with $A = (1 + R_F/R_I)$

The hold capacitor, C_H, should be a high quality polystyrene (for temperatures below +85°C) or Teflon type with low dielectric absorption. For high speed, limited accuracy applications, capacitors as small as 100pF may be used. Larger values are required for accuracies of 12 bits and above in order to minimize feedthrough, sample to hold offset and droop errors (see Figure 6). Care should be taken in the circuit layout to minimize coupling between the hold capacitor and the digital or signal inputs.

In the hold mode, the output voltage will follow any change in the -V_S supply. Consequently, this supply should be well regulated and filtered.

Biasing the +Logic Input anywhere between -6V to +0.8V with respect to the -Logic will set the sample mode. The hold mode will result from any bias between +2.0V and (+ V_S - 3V). The sample and hold modes will be controlled differentially with the absolute voltage at either logic input ranging from - V_S to within 3V of + V_S (V_S - 3V). Figure 3 illustrates some examples of the flexibility of this feature.




Figure 3A. Standard Logic Connection




Figure 38. Inverted Logic Sense Connection




Figure 3C. High Threshold Logic Connection

DEFINITION OF TERMS

Figure 4 illustrates various dynamic characteristics of the AD582.




Figure 4. Pictorial Showing Various S/H Characteristics

REV. A

AD582

Aperture Delay is the time required after the "hold" command until the switch is fully open and produces a delay in the effective sample timing. Figure 5 is a plot giving the maximum frequency at which the AD582 can sample an input with a given accuracy (lower curve).

Aperture Jitter is the uncertainty in Aperture Time. The Aperture Time can be eliminated by advancing the sample-to-hold command 200ns with respect to the input signal. The Aperture Jitter now determines the maximum sampling frequency (upper curve of Figure 5).

Acquisition Time is the time required by the device to reach its final value within a given error band after the sample command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.

Droop is the change in the output voltage from the "held" value as a result of device leakage. In the AD582, droop can be in either the positive or negative direction. Droop rate may be calculated from droop current using the following formula:

$$\frac{\Delta V}{\Delta T} (Volts/sec) = \frac{I(pA)}{C_H(pF)}$$

(See also Figure 6.)




Figure 5. Maximum Frequency of Input Signal for %LSB Sampling Accuracy




Figure 6. Sample-and-Hold Performance as a Function of Hold Capacitance

Feedtbrough is that component of the output which follows the input signal after the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance (C_F/C_H) .

Sample-to-Hold Offset is an output shift or step caused by charge injection into the hold capacitor as the device is switched from sample to hold. The charge transfer generates a sample-to-hold offset where:

S/H Offset (V) =
$$\frac{\text{Charge (pC)}}{\text{C}_{\text{H}} \text{ (pF)}}$$

This offset also has a dc component as shown in Figure 6.






Figure 7. Droop Current vs. Temperature

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).

TO-100 "H"





TO-116 "D"



PRINTED IN U.S.A.