

TABLE OF CONTENTS

Features	1	Programming the Variable Resistor	15
Applications	1	Programming the Potentiometer Divider	16
Functional Block Diagram	1	3-Wire Serial Bus Digital Interface	16
General Description	1	Daisy Chain Operation	16
Revision History	2	ESD Protection	17
Specifications	3	Terminal Voltage Operating Range	17
Electrical Characteristics—10 k Ω Version	3	Power-Up and Power-Down Sequences	17
Electrical Characteristics—50 k Ω , 100 k Ω Versions	5	Layout and Power Supply Biasing	17
Interface Timing Characteristics	7	Applications	18
3-Wire Digital Interface	8	High Voltage DAC	18
Absolute Maximum Ratings	9	Programmable Power Supply	18
ESD Caution	9	Audio Volume Control	18
Pin Configuration and Descriptions	10	Outline Dimensions	20
Typical Performance Characteristics	11	Ordering Guide	20
Theory of Operation	15		

REVISION HISTORY

11/2019—Rev. C to Rev. D

Change to Programmable Power Supply Section	18
Change to Ordering Guide	20

11/2011—Rev. B to Rev. C

Change to Figure 33	18
---------------------------	----

4/2010—Rev. A to Rev. B

Changes to Figure 29	16
Updated Outline Dimensions	20

7/2009—Rev. 0 to Rev. A

Changes to Features Section	1
Changes to Ordering Guide	20

12/2005—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—10 kΩ VERSION

$V_{DD}/V_{SS} = \pm 15\text{ V} \pm 10\%$, $V_A = V_{DD}$, $V_B = V_{SS}$ or 0 V , $-40^\circ\text{C} < T_A < +125^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE						
Resistor Differential NL ²	R-DNL	R_{WB} , $V_A = \text{NC}$	−1	±0.3	+1	LSB
Resistor Nonlinearity ²	R-INL	R_{WB} , $V_A = \text{NC}$	−1.5	±0.7	+1.5	LSB
Nominal Resistor Tolerance	ΔR_{AB}	$T_A = +25^\circ\text{C}$	−30		+30	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	$V_{AB} = V_{DD}$, wiper = no connect		35		ppm/°C
Wiper Resistance	R_W			50	100	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE						
Integral Nonlinearity ⁴	INL		−1	±0.3	+1	LSB
Differential Nonlinearity ⁴	DNL		−1	±0.3	+1	LSB
Voltage Divider Temperature Coefficient	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = 0x80		5		ppm/°C
Full-Scale Error	V_{WFSE}	Code = 0xFF	−6	−4	0	LSB
Zero-Scale Error	V_{WZSE}	Code = 0x00	0	+3	+5	LSB
RESISTOR TERMINALS						
Voltage Range ⁵	$V_{A,B,W}$		V_{SS}		V_{DD}	V
Capacitance ⁶ A, B	$C_{A,B}$	f = 1 MHz, measured to GND, code = 0x80		45		pF
Capacitance ⁶	C_W	f = 1 MHz, measured to GND, code = 0x80		60		pF
Common-Mode Leakage	I_{CM}	$V_A = V_B = V_W$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High ($\overline{CS}$, CLK, SDI)	V_{IH}		2.4			V
Input Logic Low ($\overline{CS}$, CLK, SDI)	V_{IL}				0.8	V
Output Logic High (SDO)	V_{OH}	$R_{\text{Pull-up}} = 2.2\text{ k}\Omega$ to 5 V	4.9			V
Output Logic Low (SDO)	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.4	V
Input Current	I_{IL}	$V_{IN} = 0\text{ V or } 5\text{ V}$			±1	μA
Input Capacitance ⁶	C_{IL}			5		pF
POWER SUPPLIES						
Positive Supply Current	I_{DD}	$V_{IH} = +5\text{ V or } V_{IL} = 0\text{ V}$, $V_{DD}/V_{SS} = \pm 15\text{ V}$		15	50	μA
Negative Supply Current	I_{SS}	$V_{IH} = +5\text{ V or } V_{IL} = 0\text{ V}$, $V_{DD}/V_{SS} = \pm 15\text{ V}$		−0.01	−1	μA
Power Dissipation ⁷	P_{DISS}	$V_{IH} = +5\text{ V or } V_{IL} = 0\text{ V}$, $V_{DD}/V_{SS} = \pm 15\text{ V}$			765	μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = \pm 15\text{ V} \pm 10\%$	−0.15	±0.08	+0.15	%/%

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{6, 8, 9}						
Bandwidth –3 dB	BW	Code = 0x80		470		kHz
Total Harmonic Distortion	THD _W	V _A = 1 V rms, V _B = 0 V, f = 1 kHz		0.006		%
V _W Settling Time	t _s	V _A = 10 V, V _B = 0 V, ±1 LSB error band		4		μs
Resistor Noise Voltage	e _{N_WB}	R _{WB} = 5 kΩ, f = 1 kHz		9		nV/√Hz

¹ Typical represents average reading at +25°C, V_{DD} = +15 V, and V_{SS} = –15 V.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic.

³ All parts have a 35 ppm/°C temperature coefficient.

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

⁷ P_{DISS} is calculated from (I_{DD} × V_{DD}) + abs (I_{SS} × V_{SS}). CMOS logic-level inputs result in minimum power dissipation.

⁸ Bandwidth, noise, and settling times are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

⁹ All dynamic characteristics use V_{DD} = +15 V and V_{SS} = –15 V.

ELECTRICAL CHARACTERISTICS—50 K Ω , 100 K Ω VERSIONS

$V_{DD}/V_{SS} = \pm 15\text{ V} \pm 10\%$, $V_A = +V_{DD}$, $V_B = V_{SS}$ or 0 V, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE						
Resistor Differential NL ²	R-DNL	R_{WB} , $V_A = \text{NC}$	−0.5	±0.1	+0.5	LSB
Resistor Nonlinearity ²	R-INL	R_{WB} , $V_A = \text{NC}$	−1	±0.5	+1	LSB
Nominal Resistor Tolerance	ΔR_{AB}	$T_A = +25^\circ\text{C}$	−30		+30	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	$V_{AB} = V_{DD}$, wiper = no connect		35		ppm/ $^\circ\text{C}$
Wiper Resistance	R_W			50	100	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE						
Integral Nonlinearity ⁴	INL		−1	±0.5	+1	LSB
Differential Nonlinearity ⁴	DNL		−1	±0.5	+1	LSB
Voltage Divider Temperature Coefficient	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = 0x80		5		ppm/ $^\circ\text{C}$
Full-Scale Error	V_{WFSE}	Code = 0xFF	−2.5	−1.6	0	LSB
Zero-Scale Error	V_{WZSE}	Code = 0x00	0	+0.6	+1.5	LSB
RESISTOR TERMINALS						
Voltage Range ⁵	$V_{A,B,W}$		V_{SS}		V_{DD}	V
Capacitance ⁶ A, B	$C_{A,B}$	$f = 1\text{ MHz}$, measured to GND, code = 0x80		45		pF
Capacitance ⁶	C_W	$f = 1\text{ MHz}$, measured to GND, code = 0x80		60		pF
Common-Mode Leakage	I_{CM}	$V_A = V_B = V_W$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High ($\overline{\text{CS}}$, CLK, SDI)	V_{IH}		2.4			V
Input Logic Low ($\overline{\text{CS}}$, CLK, SDI)	V_{IL}				0.8	V
Output Logic High (SDO)	V_{OH}	$R_{\text{Pull-up}} = 2.2\text{ k}\Omega$ to 5 V	4.9			V
Output Logic Low (SDO)	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.4	V
Input Current	I_{IL}	$V_{IN} = 0\text{ V}$ or 5 V			±1	μA
Input Capacitance ⁶	C_{IL}			5		pF
POWER SUPPLIES						
Positive Supply Current	I_{DD}	$V_{IH} = +5\text{ V}$ or $V_{IL} = 0\text{ V}$, $V_{DD}/V_{SS} = \pm 15\text{ V}$		15	50	μA
Negative Supply Current	I_{SS}	$V_{IH} = +5\text{ V}$ or $V_{IL} = 0\text{ V}$, $V_{DD}/V_{SS} = \pm 15\text{ V}$		−0.01	−1	μA
Power Dissipation ⁷	P_{DISS}	$V_{IH} = +5\text{ V}$ or $V_{IL} = 0\text{ V}$, $V_{DD}/V_{SS} = \pm 15\text{ V}$			765	μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = \pm 15\text{ V} \pm 10\%$	−0.05	±0.01	+0.05	%/%

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS ^{6, 8, 9}						
Bandwidth –3 dB	BW	$R_{AB} = 50\text{ k}\Omega$, code = 0x80		90		kHz
		$R_{AB} = 100\text{ k}\Omega$, code = 0x80		50		kHz
Total Harmonic Distortion	THD _W	$V_A = 1\text{ V rms}$, $V_B = 0\text{ V}$, $f = 1\text{ kHz}$		0.002		%
V _W Settling Time	t _s	$V_A = 10\text{ V}$, $V_B = 0\text{ V}$, $\pm 1\text{ LSB error band}$		4		μs
Resistor Noise Voltage	e _{N_WB}	$R_{WB} = 25\text{ k}\Omega$, $f = 1\text{ kHz}$		20		$\text{nV}\sqrt{\text{Hz}}$

¹ Typical represents average reading at +25°C, VDD = +15 V, and VSS = –15 V.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic.

³ All parts have a 35 ppm/°C temperature coefficient.

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_A = VDD and V_B = 0 V. DNL specification limits of $\pm 1\text{ LSB}$ maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

⁷ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + \text{abs}(I_{SS} \times V_{SS})$. CMOS logic level inputs result in minimum power dissipation.

⁸ Bandwidth, noise, and settling times are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

⁹ All dynamic characteristics use VDD = +15 V and VSS = –15 V.

INTERFACE TIMING CHARACTERISTICS

Table 3.

Parameter ^{1,2}	Symbol	Conditions	Min	Typ	Max	Unit
Clock Frequency	f_{CLK}	Clock level high or low			4	MHz
Input Clock Pulse Width	t_{CH}, t_{CL}		120			ns
Data Setup Time	t_{DS}		30			ns
Data Hold Time	t_{DH}	$R_{Pull-up} = 2.2\text{ k}\Omega, C_L < 20\text{ pF}$	20			ns
CLK to SDO Propagation Delay ³	t_{PD}		10		100	ns
$\overline{CS}$ Setup Time	t_{CSS}		120			ns
$\overline{CS}$ High Pulse Width	t_{CSW}		150			ns
CLK Fall to $\overline{CS}$ Fall Hold Time	t_{CSH0}		10			ns
CLK Rise to $\overline{CS}$ Rise Hold Time	t_{CSH}		120			ns
$\overline{CS}$ Rise to Clock Rise Setup	t_{CS1}		120			ns

¹ See Figure 3 for the location of the measured values. All input control voltages are specified with $t_R = t_F = 1\text{ ns}$ (10% to 90% of V_{DD}) and timed from a voltage level of 1.6 V. Switching characteristics are measured using $V_{DD} = +15\text{ V}$ and $V_{SS} = -15\text{ V}$.

² Guaranteed by design and not subject to production test.

³ Propagation delay depends on the value of V_{DD} , $R_{Pull-up}$, and C_L .

3-WIRE DIGITAL INTERFACE

Data is loaded MSB first.

Table 4. AD5290 Serial Data-Word Format

B7	B6	B5	B4	B3	B2	B1	B0
D7	D6	D5	D4	D3	D2	D1	D0
MSB							LSB
2^7							2^0




Figure 2. AD5290 3-Wire Digital Interface Timing Diagram
($V_A = V_{DD}$, $V_B = 0\text{ V}$, $V_W = V_{OUT}$)




Figure 3. Detail Timing Diagram

ABSOLUTE MAXIMUM RATINGS

$T_A = +25^\circ\text{C}$, unless otherwise noted.

Table 5.

Parameter	Rating
V_{DD} to GND	$-0.3\text{ V}, +35\text{ V}$
V_{SS} to GND	$+0.3\text{ V}, -16.5\text{ V}$
V_{DD} to V_{SS}	$-0.3\text{ V}, +35\text{ V}$
V_A, V_B, V_W to GND	V_{SS}, V_{DD}
Maximum Current	
I_{WB}, I_{WA} Pulsed	$\pm 20\text{ mA}$
I_{WB} Continuous ($R_{WB} \leq 6\text{ k}\Omega$, A Open, $V_{DD}/V_{SS} = 30\text{ V}/0\text{ V}$) ¹	$\pm 5\text{ mA}$
I_{WA} Continuous ($R_{WA} \leq 6\text{ k}\Omega$, B Open, $V_{DD}/V_{SS} = 30\text{ V}/0\text{ V}$) ¹	$\pm 5\text{ mA}$
Digital Input and Output Voltages to GND	$0\text{ V}, +7\text{ V}$
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Maximum Junction Temperature (T_{JMAX}) ²	$+150^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec to 30 sec)	245°C
Thermal Resistance ² θ_{JA} : MSOP-10	$230^\circ\text{C}/\text{W}$

¹ The maximum terminal current is bound by the maximum current handling of the switches, maximum power dissipation of the package, and the maximum applied voltage across any two of the following at a given resistance: A terminal, B terminal, and W terminal.

² Package power dissipation = $(T_{JMAX} - T_A)/\theta_{JA}$.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND DESCRIPTIONS




Figure 4. AD5290 Pin Configuration

Table 6. AD5290 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A	A Terminal. $V_{SS} \leq V_A \leq V_{DD}$.
2	B	B Terminal. $V_{SS} \leq V_B \leq V_{DD}$.
3	V _{SS}	Negative Supply. Connect to 0 V for single-supply applications.
4	GND	Digital Ground.
5	$\overline{CS}$	Chip Select Input; Active Low. When $\overline{CS}$ returns high, data is loaded into the wiper register.
6	CLK	Serial Clock Input. Positive edge triggered.
7	SDI	Serial Data Input Pin. Shifts in one bit at a time on positive clock CLK edges. MSB loaded first.
8	SDO	Serial Data Output Pin. Internal N-Ch FET with open-drain output that requires external pull-up resistor. It shifts out the previous eight SDI bits that allow daisy-chain operation of multiple packages.
9	V _{DD}	Positive Power Supply.
10	W	W Terminal. $V_{SS} \leq V_W \leq V_{DD}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Resistance Step Position Nonlinearity Error vs. Code




Figure 8. Potentiometer Divider Differential Nonlinearity Error vs. Code




Figure 6. Resistance Step Change Differential Nonlinearity Error vs. Code



Figure 9. Supply Current I_{DD} vs. Temperature

Figure 7. Potentiometer Divider Nonlinearity Error vs. Code




Figure 10. Total Resistance vs. Temperature



Figure 11. $(\Delta R_{WB}/R_{WB})/\Delta T$ Rheostat Mode Tempco

Figure 14. 50 kΩ Gain vs. Frequency vs. Code



Figure 12. $(\Delta V_{WB}/V_{WB})/\Delta T$ Potentiometer Mode Tempco

Figure 15. 100 kΩ Gain vs. Frequency vs. Code




Figure 13. 10 kΩ Gain vs. Frequency vs. Code




Figure 16. Midscale Transition Glitch




Figure 17. Power Supply Rejection vs. Frequency




Figure 20. Theoretical Maximum Current vs. Code




Figure 18. Total Harmonic Distortion Plus Noise vs. Frequency




Figure 21. Supply Current I_{DD} vs. Frequency

Figure 19. Total Harmonic Distortion Plus Noise vs. Amplitude

Figure 22. Supply Current I_{SS} vs. Frequency




Figure 23. Supply Current vs. Digital Input Voltage




Figure 25. Large Signal Settling Time, Code = 0x00 to 0xFF




Figure 24. Digital Feedthrough

THEORY OF OPERATION

PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation

The part operates in the rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating or tied to the W terminal as shown in Figure 26.




Figure 26. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B, R_{AB} , is available in 10 k Ω , 50 k Ω , and 100 k Ω with $\pm 30\%$ tolerance and has 256 tap points accessed by the wiper terminal. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Figure 27 shows a simplified RDAC structure.




Figure 27. AD5290 Simplified RDAC Circuit
(R_S = Step Resistor, R_W = Wiper Resistor)

In order to achieve optimum cost performance, Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5290 employs a 3-stage segmentation approach as shown in Figure 27. As a result, the general equation determining the digitally programmed output resistance between the W terminal and B terminal is as follows:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + 3 \times R_W \quad (1)$$

where:

D is the decimal equivalent of the binary code loaded in the 8-bit RDAC register from 0 to 255.

R_{AB} is the end-to-end resistance.

R_W is one of the wiper resistances contributed by the on resistance of an internal switch.

The AD5290 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from V_{DD} . The wiper resistance, R_W , is a function of V_{DD} and temperature. Contrary to the temperature coefficient of the R_{AB} , which is only 35 ppm/ $^{\circ}\text{C}$, the temperature coefficient of the wiper resistance is significantly higher because the wiper resistance doubles from 25 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. As a result, the user must take into consideration the contribution of R_W on the desirable resistance. On the other hand, the wiper resistance is insensitive to the tap point potential. As a result, R_W remains relatively flat at a given V_{DD} and temperature at various codes.

Assuming that an ideal 10 k Ω part is used, the wiper's first connection starts at the B terminal for the programming code of 0x00 where SWB is closed. The minimum resistance between Terminal W and Terminal B is, therefore, generally 150 Ω . The second connection is the first tap point, which corresponds to 189 Ω ($R_{WB} = 1/256 \times R_{AB} + 3R_W = 39 \Omega + 150 \Omega$) for code 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,110 Ω .

In the zero-scale condition, a finite total wiper resistance of 150 Ω is present. Regardless of which setting the part is operating in, care should be taken to limit the current between the A terminal to B terminal, W terminal to A terminal, and W terminal to B terminal, to the maximum dc current of 5 mA or pulse current of 20 mA. Otherwise, degradation, or possible destruction of the internal switch contact, can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, R_{WA} . R_{WA} starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equation for this operation is as follows:

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + 3 \times R_W \quad (2)$$

PROGRAMMING THE POTENTIOMETER DIVIDER

Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper to B and wiper to A proportional to the input voltage at A to B. Unlike the polarity of V_{DD} to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.




Figure 28. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for simplicity, connecting the A terminal to 30 V and the B terminal to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 1 LSB less than 30 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B, divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at V_W with respect to ground for any valid input voltage applied to Terminal A and Terminal B is as follows:

$$V_W(D) = \frac{D}{256} \times V_A + \frac{256-D}{256} \times V_B \quad (3)$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors R_{WA} and R_{WB} and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

3-WIRE SERIAL BUS DIGITAL INTERFACE

The AD5290 contains a 3-wire digital interface ($\overline{CS}$, CLK, and SDI). The 8-bit serial word must be loaded MSB first. The format of the word is shown in Table 4. The positive edge sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. When $\overline{CS}$ is low, the clock loads data into the serial register on each positive clock edge.

The data setup and data hold times in the Specifications section determine the valid timing requirements. The AD5290 uses an 8-bit serial input data register word that is transferred to the internal RDAC register when the $\overline{CS}$ line returns to logic high. Extra MSB bits are ignored.

DAISY CHAIN OPERATION

SDO shifts out the SDI content in the previous frame; thus it can be used for daisy-chaining multiple devices. The SDO pin contains an open drain N-Ch MOSFET and requires a pull-up resistor if the SDO function is used. Users need to tie the SDO pin of one package to the SDI pin of the next package. Users may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO to SDI interface can induce time delay to the subsequent devices.

For example, in Figure 29, if two AD5290 devices are daisy-chained, a total of 16 bits of data are required for each operation. The first set of eight bits goes to U2, and the second set of eight bits goes to U1. The $\overline{CS}$ should be kept low until all 16 bits are clocked into their respective serial registers. The $\overline{CS}$ is then pulled high to complete the operation.




Figure 29. Daisy Chain Configuration

ESD PROTECTION

All digital inputs are protected with a series input resistor and a Zener ESD structure, as shown in Figure 30. These structures apply to digital input pins, Pin $\overline{\text{CS}}$, Pin CLK, Pin SDI, and Pin SDO.




Figure 30. Equivalent ESD Protection Circuit

All analog terminals are also protected by Zener ESD protection diodes, as shown in Figure 31.




Figure 31. Equivalent ESD Protection Analog Pins

TERMINAL VOLTAGE OPERATING RANGE

The AD5290 V_{DD} and V_{SS} power supplies define the boundary conditions for proper 3-terminal digital potentiometer operation. The AD5290 can operate in single supply from +4.5 V to +33 V or dual supply from ± 4.5 V to ± 16.5 V. The AD5290 is functional at low supply voltages such as 4.5 V, but the performance parameters are not guaranteed.

The voltages present on Terminal A, Terminal B, and Terminal W that are more positive than V_{DD} or more negative than V_{SS} are clamped by the internal forward-biased diodes (Figure 31).

POWER-UP AND POWER-DOWN SEQUENCES

Because of the ESD protection diodes that limit the voltage compliance at Terminal A, Terminal B, and Terminal W (Figure 31), it is important to power V_{DD}/V_{SS} before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diodes are forward-biased such that V_{DD}/V_{SS} are powered unintentionally and affect the system. Similarly, V_{DD}/V_{SS} should be powered down last. The ideal power-up sequence is as follows: GND, V_{DD} , V_{SS} , digital inputs, and $V_A/V_B/V_W$. The order of powering V_A , V_B , V_W , and the digital inputs is not important, as long as they are powered after V_{DD}/V_{SS} .

LAYOUT AND POWER SUPPLY BIASING

It is good practice to use a compact, minimum lead-length layout design. The leads to the input should be as direct as possible, with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR), 1 μF to 10 μF tantalum or electrolytic capacitors, should be applied at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 32 illustrates the basic supply-bypassing configuration for the AD5290.

The ground pin of the AD5290 is a digital ground reference. To minimize the digital ground bounce, the AD5290 digital ground terminal should be joined remotely to the analog ground (Figure 32).




Figure 32. Power Supply Bypassing




Figure 35. Audio Volume Control with Zipper Noise Reduction





Figure 36. Input (Trace 1) and Output (Trace 2) of the Circuit in Figure 35
 (The Command of Volume Change May Occur at Any Time, but the Level Change Occurs Only Near the Zero-Crossing Window)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 37. 10-Lead Mini Small Outline Package [MSOP]
(RM-10)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	R _{AB} (kΩ)	Temperature Range	Package Description	Package Option	Marking Code
AD5290YRMZ10	10	–40°C to +125°C	10-Lead MSOP	RM-10	D4U
AD5290YRMZ10-R7	10	–40°C to +125°C	10-Lead MSOP	RM-10	D4U
AD5290YRMZ50	50	–40°C to +125°C	10-Lead MSOP	RM-10	D4T
AD5290YRMZ50-R7	50	–40°C to +125°C	10-Lead MSOP	RM-10	D4T
AD5290YRMZ100	100	–40°C to +125°C	10-Lead MSOP	RM-10	D4V
AD5290YRMZ100-R7	100	–40°C to +125°C	10-Lead MSOP	RM-10	D4V
EVAL-AD5290DBZ	10		Evaluation Board		

¹ Z = RoHS Compliant Part.