## **Ordering Information**

	RoHS				IEC/EN/DIN EN	
Part Number	Compliant	Package	Surface Mount	Tape & Reel	60747-5-5	Quantity
ACPL-34JT	-000E	SO-16	X		Х	45 per tube
ACPL-34JT	-500E		X	Х	Х	850 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.


## Example 1:

ACPL-34JT-500E to order product of SO-16 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

## **Package Outline Drawings**

#### **16-Lead Surface Mount**



**Dimensions in inches (millimeters)** 

Lead coplanarity = 0.1mm (0.004 inches)

Floating lead protrusion = 0.25mm (10mils) max.

## **Recommended Lead-free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Non-halide flux should be used.

## **Product Overview Description**

The ACPL-34JT (shown in Figure 1) is a highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT gate drive circuit. It features IGBT desaturation sensing with soft-shutdown protection and fault feedback, under voltage lockout and feedback and active Miller current clamping in a SO-16 package. Direct LED input allows flexible logic configuration and differential current mode driving with low input impedance, greatly increased its noise immunity.

## Package Pin Out




Figure 2. Pin out of ACPL-34JT

## **Pin Description**

Pin Name	Function
VEE1	Input common
VEE1	Input common
VCC1	Input power supply
VEE1	Input common
UVLO	VCC2 under voltage lock out feedback
FAULT	Over current fault feedback
AN	Input LED anode
CA	Input LED cathode

Pin Name	Function
VEE2	Negative power supply
LED2+	No connection, for testing only
DESAT	Desat Over current sensing
VE	IGBT Emitter Reference
VCC2	Positive power supply
VO	Driver output to IGBT gate
SSD/CLAMP	Soft Shutdown / Miller current clamping output
VEE2	Negative Power Supply

## **Typical Application/Operation**

#### **Introduction to Fault Detection and Protection**

The power stage of a typical three phase inverter is susceptible to several types of failures, most of which are potentially destructive to the power IGBTs. These failure modes can be grouped into four basic categories: phase and/or rail supply short circuits due to user misconnect or bad wiring, control signal failures due to noise or computational errors, overload conditions induced by the load, and component failures in the gate drive circuitry. Under any of these fault conditions, the current through the IGBTs can increase rapidly, causing excessive power dissipation and heating. The IGBTs become damaged when the current load approaches the saturation current of the device, and the collector to emitter voltage rises above the saturation voltage level. The drastically increased power dissipation very quickly overheats the power device and destroys it. To prevent damage to the drive, fault protection must be implemented to reduce or turn-off the overcurrent during a fault condition.

A circuit providing fast local fault detection and shutdown is an ideal solution, but the number of required components, board space consumed, cost, and complexity have until now limited its use to high performance drives. The features which this circuit must have are high speed, low cost, low resolution, low power dissipation, and small size.

The ACPL-34JT satisfies these criteria by combining a high speed, high output current driver, high voltage optical isolation between the input and output, local IGBT desaturation detection and shut down, and optically isolated fault and UVLO status feedback signal into a single 16-pin surface mount package.

The fault detection method, which is adopted in the ACPL-34JT, is to monitor the saturation (collector) voltage of the IGBT and to trigger a local fault shutdown sequence if the collector voltage exceeds a predetermined threshold. A small gate discharge device slowly reduces the high short circuit IGBT current to prevent damaging voltage spikes. Before the dissipated energy can reach destructive levels, the IGBT is shut off. During the off state of the IGBT, the fault detect circuitry is simply disabled to prevent false 'fault' signals.

The alternative protection scheme of measuring IGBT current to prevent desaturation is effective if the short circuit capability of the power device is known, but this method will fail if the gate drive voltage decreases enough to only partially turn on the IGBT. By directly measuring the collector voltage, the ACPL-34JT limits the power dissipation in the IGBT even with insufficient gate drive voltage. Another more subtle advantage of the desaturation detection method is that power dissipation in the IGBT is monitored, while the current sense method relies on a preset current threshold to predict the safe limit of operation. Therefore, an overly- conservative overcurrent threshold is not needed to protect the IGBT.

## **Recommended Application Circuit**

The ACPL-34JT has non-inverting gate control inputs, and an open collector fault and UVLO outputs suitable for wired 'OR' applications.

The recommended application circuit shown in Figure 3 illustrates a typical gate drive implementation using the ACPL-

The two supply bypass capacitors (0.1  $\mu$ F) provide the large transient currents necessary during a switching transition. The desat diode and 220pF blanking capacitor are the necessary external components for the fault detection circuitry. The gate resistor (10 $\Omega$ ) serves to limit gate charge current and indirectly control the IGBT collector voltage rise and fall times. The open collector fault and UVLO outputs have a passive 10k $\Omega$  pull-up resistor and a 330 pF filtering capacitor.

## **DESAT Fault Detection Blanking Time**

The DESAT fault detection circuitry must remain disabled for a short time period following the turn-on of the IGBT to allow the collector voltage to fall below the DESAT theshold. This time period, called the DESAT blanking time, is controlled by the internal DESAT charge current, the DESAT voltage threshold, and the external DESAT capacitor.

The nominal blanking time is calculated in terms of external capacitance ( $C_{BLANK}$ ), FAULT threshold voltage ( $V_{DESAT}$ ), and DESAT charge current ( $I_{CHG}$ ) in addition to an internal DESAT blanking time ( $I_{DESAT(BLANKING)}$ ).

 $t_{BLANK} = C_{BLANK} \times (V_{DESAT}/I_{CHG}) + t_{DESAT(BLANKING)}$ 




Figure 3. Typical gate drive circuit with Desat current sensing using ACPL-34JT

## **Description of Gate Driver and Miller Clamping**

The gate driver is directly controlled by the LED current. When LED current is driven high, the output of ACPL-34JT can deliver 2.5 A sourcing current to drive the IGBT's gate. While LED is switched off, the gate driver can provide 2.5 A sinking current to switch the gate off fast. Additional Miller clamping pull-down transistor is activated when output voltage reaches about 2 V with respect to V<sub>EE2</sub> to provide low impedance path to Miller current as shown in Figure 5.




Figure 4. Gate Drive Signal Behavior

## Description of UnderVoltage LockOut

Insufficient gate voltage to IGBT can increase turn on resistance of IGBT, resulting in large power loss and IGBT damage due to high heat dissipation. ACPL-34JT monitors the output power supply constantly. When output power supply is lower than undervoltage lockout (UVLO) threshold gate driver output will shut off to protect IGBT from low voltage bias. During power up, the UVLO feature forces the gate driver output to low to prevent unwanted turn-on at lower voltage.




Figure 5. Circuit Behaviors at Power up and Power down

## **Description of Operation during Over Current Condition**

- 1. DESAT terminal monitors IGBT's V<sub>CE</sub> voltage.
- 2. When the voltage on the DESAT terminal exceeds 7 volts, the output voltage (V<sub>OUT</sub>) to IGBT gate goes to Hi-Z state and the SSD/CLAMP output is slowly lowered.
- 3. FAULT output goes low, notifying the microcontroller of the fault condition.
- 4. Microcontroller takes appropriate action.
- 5. When t<sub>DESAT(MUTE)</sub> expires LED input need to be kept low for t<sub>DESAT(RESET)</sub> before fault condition is cleared. FAULT status will return to high and SSD/CLAMP output will return to Hi-Z state.
- 6. Output (V<sub>OUT</sub>) starts to respond to LED input after fault condition is cleared.




Figure 6. Circuit Behaviors During Overcurrent Event

The ACPL-34JT is approved by the following organizations:

UL CSA

UL 1577, component recognition program up to  $V_{ISO} = 5000 \, V_{RMS}$  expected prior to product release.

CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN 60747-5-5

IEC 60747-5-5 EN 60747-5-5 DIN EN 60747-5-5

## **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Symbol	Characteristic	Unit
	I – IV	
	I – IV	
	I – IV	
	I – III	
	40/125/21	
	2	
V <sub>IORM</sub>	1230	V <sub>PEAK</sub>
$V_{PR}$	2306	$V_{PEAK}$
$V_{PR}$	1968	$V_{PEAK}$
V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
$T_S$	175	°C
P <sub>S,INPUT</sub>	400	mW
P <sub>S</sub> ,OUTPUT	1200	mW
R <sub>S</sub>	> 10 <sup>9</sup>	Ohm
	V <sub>IORM</sub> V <sub>PR</sub> V <sub>IOTM</sub> T <sub>S</sub> P <sub>S,INPUT</sub> P <sub>S,OUTPUT</sub>	I - IV

#### Notes:

<sup>2.</sup> Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulation section IEC/EN/DIN EN 60747-5-5, for a detailed description of Method a and Method b partial discharge test profiles.




Figure 7. Dependence of safety limiting values on temperature.

<sup>1.</sup> Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECCOO802.

# **Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110)

## **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T <sub>S</sub>	-55	150	°C	
Operating Temperature	T <sub>A</sub> -40		125	°C	
IC Junction Temperature	Tj		150	°C	1
Average Input Current	I <sub>F(AVG)</sub>		20	mA	
Peak Transient Input Current (<1us pulse width, 300pps)	I <sub>F(TRAN)</sub>		1	Α	
Reverse Input Voltage	V <sub>R</sub>		6	V	
Peak Output Current	I <sub>O(peak)</sub>		2.5	А	2
Fault Output Current (Sinking)	IFAULT		10	mA	
Fault Pin Voltage	V <sub>FAULT</sub>	-0.5	6	V	
UVLO Output Current (Sinking)	I <sub>UVLO</sub>		10	mA	
UVLO Pin Voltage	$V_{\overline{UVLO}}$	-0.5	6	V	
Positive Input Supply Voltage	V <sub>CC1</sub>	-0.5	26	V	
Total Output Supply Voltage	V <sub>CC2</sub> - V <sub>EE2</sub>	-0.5	30	V	
Negative Output Supply Voltage	V <sub>E</sub> - V <sub>EE2</sub>	-0.5	15	V	3
Positive Output Supply Voltage	V <sub>CC2</sub> - V <sub>E</sub>	-0.5	30	V	
Gate Drive Output Voltage	Vo(peak)	-0.5	$V_{CC2} + 0.5$	V	
Peak Clamping Sinking Current	I <sub>CLAMP</sub>	<u> </u>	2	А	2
Miller Clamping Pin Voltage	V <sub>CLAMP</sub> - V <sub>EE2</sub>	-0.5	V <sub>CC2</sub>	V	
DESAT Voltage	V <sub>DESAT</sub> - V <sub>E</sub>	VE – 0.5	V <sub>CC2</sub> + 0.5	V	4
Output IC Power Dissipation	P <sub>O</sub>		580	mW	1
Input IC Power Dissipation	Pl		150	mW	

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Notes	
Operating Temperature	T <sub>A</sub>	-40	125	°C		
Input Supply Voltage	V <sub>CC1</sub>	8	18	Volts	5	
Total Output Supply Voltage	V <sub>CC2</sub> - V <sub>EE2</sub>	15	25	V	6	
Negative Output Supply Voltage	V <sub>E</sub> - V <sub>EE2</sub>	0	10	V	3	
Positive Output Supply Voltage	V <sub>CC2</sub> - V <sub>E</sub>	15	25	V		
Input LED Current	I <sub>F(ON)</sub>	10	16	mA		
Input Voltage (OFF)	V <sub>F(OFF)</sub>	-3.6	0.8	V		
Input pulse width	t <sub>ON(LED)</sub>	500		ns		

## **Electrical Specifications**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_{E}$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig	Note
Input Low Supply Current	I <sub>CC1L</sub>		3.7	6.0	mA	I <sub>F</sub> =0mA	8	
Input High Supply Current	I <sub>CC1H</sub>		3.7	6.0	mA	I <sub>F</sub> =10mA	8	
Output Low Supply Current	I <sub>CC2L</sub>		10.5	13.2	mA	I <sub>F</sub> =0mA	9	
Output High Supply Current	I <sub>CC2H</sub>		10.6	13.6	mA	I <sub>F</sub> =10mA	9	
LED Forward Voltage	V <sub>F</sub>	1.25	1.55	1.85	V	I <sub>F</sub> =10mA	10	
LED Reverse Breakdown Voltage	$V_{BR}$	6			V	$I_F = 10 \mu A$		
Input Capacitance	C <sub>IN</sub>		90		pF			
LED Turn on Current Threshold Low to High	I <sub>TH+</sub>		2.7	6.6	mA	V <sub>O</sub> =5V		
LED Turn on Current Threshold High to Low	I <sub>TH</sub> -		2.1	6.4	mA	V <sub>O</sub> =5V		
LED Turn on Current Hysteresis	I <sub>TH_HYS</sub>		0.6		mA			
High Level Output Current	Іон	-0.75	-2.0		Α	$V_{OUT} = V_{CC2} - 3 V$	11	2
Low Level Output Current	l <sub>OL</sub>	1.0	2.2		Α	$V_{OUT} = V_{EE2} + 2.5 V$	12	2
Low Level Soft Shutdown Current During Fault Condition	I <sub>SSD</sub>	22	35	48	mA	$V_{SSD} - V_{EE2} = 14V$	13	
High Level Output Voltage	V <sub>OH</sub>	VCC2 - 0.5	VCC2 - 0.2		V	I <sub>OUT</sub> = -100 mA	11,14	7, 8, 9
Low Level Output Voltage	V <sub>OL</sub>		0.1	0.5	V	I <sub>OUT</sub> = 100 mA	12,15	
Clamp Threshold Voltage	V <sub>TH_CLAMP</sub>		2.0	3.0	V			
Clamp Low Level Sinking Current	I <sub>CLAMP</sub>	0.75	1.9		Α	$V_{CLAMP} = V_{EE2} + 2.5$		
VCC2 UVLO Threshold Low to High	V <sub>UVLO+</sub>	11.0	12.4	13.7	V	V <sub>OUT</sub> > 5 V		9, 10
VCC2 UVLO Threshold High to Low	V <sub>UVLO-</sub>	10.1	11.3	12.8	V	V <sub>OUT</sub> < 5 V		9, 11
VCC2 UVLO Hysteresis	V <sub>UVLO_HYS</sub>		1.1		V			9
Desat Sensing Threshold	V <sub>DESAT</sub>	6.2	7.0	7.8	V		16	9
Desat Charging Current	I <sub>CHG</sub>	0.6	0.9	1.2	mA	$V_{OC} = 2V$	17	
Desat Discharging Current	I <sub>DSCHG</sub>	20	53		mA	$V_{OC} = 7V$	18	
FAULT Logic Low Output Current	I <sub>FAULT_L</sub>	4.0	9.0		mA	$V_{FAULT} = 0.4V$		
FAULT Logic High Output Current	I <sub>FAULT_H</sub>			20	uA	V <sub>FAULT</sub> = 5V		
UVLO Logic Low Output Current	I <sub>UVLO_L</sub>	4.0	9.0		mA	$V_{UVLO} = 0.4V$		
UVLO Logic High Output Current	I <sub>UVLO_H</sub>			20	uA	$V_{UVLO} = 5V$		

## **Switching Specifications**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all voltages at input IC are referenced to  $V_{EE1}$ , all voltages at output IC referenced to  $V_{EE2}$ . All typical values at  $T_A = 25$  °C,  $V_{CC1} = 12$  V,  $V_{CC2}$ - $V_{EE2} = 20$  V,  $V_{E}$ - $V_{EE2} = 0$  V.

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions	Fig	Note
VIN to High Level Output Propagation Delay Time	t <sub>PLH</sub>	50	130	250	ns	Rg = 10 Ω Cg = 10 nF	19-21	12
VIN to Low Level Output Propagation Delay Time	t <sub>PHL</sub> 50		150	280	ns	f = 10 kHz Duty Cycle = 50%	19-21	13
Pulse Width Distortion	PWD		20	100	ns	_		14, 15
Propagation Delay Difference Between Any 2 Parts (t <sub>PHL</sub> -t <sub>PLH</sub> )	PDD		20	150	ns	_		15, 16
10% to 90% Rise Time	t <sub>R</sub>		60		ns	_		
90% to 10% Fall Time	t <sub>F</sub>		50		ns			
Desat Blanking Time	t <sub>DESAT</sub> (BLANKING)		0.6	1.0	μs	Rg=10 Ohm,		17
Desat Sense to 90% VOUT Delay	t <sub>DESAT(90%)</sub>		1.0		μs	Cg= 0 - 1nF 		18
Desat Sense to 10% VOUT Delay	t <sub>DESAT(10%)</sub>		2.0		μs	_		19
Desat to Desat Low Propagation Delay	t <sub>DESAT(LOW)</sub>	t <sub>DESAT(LOW)</sub>			μs	_		20
Desat to Low Level FAULT Signal Delay	t <sub>DESAT(FAULT)</sub>			5	μs			21
Output Mute Time due to Desat	t <sub>DESAT(MUTE)</sub>	2.3	3.2		ms			22
Time Input Kept Low Before Fault Reset to High	t <sub>DESAT</sub> (RESET)	2.3	3.2		ms			23
VCC2 to UVLO High Delay	t <sub>PLH_UVLO</sub>		10		μs			24
VCC2 to UVLO Low Delay	t <sub>PHL_UVLO</sub>		10		μs			25
VCC2 UVLO to VOUT High Delay	t <sub>UVLO_ON</sub>		10		μs			26
VCC2 UVLO to VOUT Low Delay	t <sub>UVLO_OFF</sub>		10		μs			27
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	30	>50		kV/μs	T <sub>A</sub> =25°C, I <sub>F</sub> =10mA, V <sub>CM</sub> =1500V, V <sub>CC1</sub> =12V	22, 24, 26	28
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	30	>50		kV/μs	$T_A = 25$ °C, $I_F = 0$ mA, $V_{CM} = 1500$ V, $V_{CC1} = 12$ V	23, 25, 27	29

## **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000			VRMS	RH < 50%, t = 1 min. TA = 25°C	30, 31, 32
Resistance (Input-Output)	R <sub>I-O</sub>		1014		Ω	V <sub>I-O</sub> = 500 Vdc	32
Capacitance (Input-Output)	C <sub>I-O</sub>		1.3		pF	f = 1 MHz	
Thermal coefficient between							
LED and input IC	A <sub>EI</sub>		35.4		°C/W		
LED and output IC	A <sub>EO</sub>		33.1		°C/W		
input IC and output IC	A <sub>IO</sub>		25.6		°C/W		
LED and Ambient	A <sub>EA</sub>		176.1		°C/W		
input IC and Ambient	A <sub>IA</sub>		92		°C/W		
output IC and Ambient	A <sub>OA</sub>		76.7		°C/W		

#### **Notes on Thermal Calculation**

Application and environmental design for ACPL-34JT needs to ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler do not exceed 150°C. The equations provided below are for the purposes of calculating the maximum power dissipation and corresponding effect on junction temperatures.

 $\begin{array}{l} LED\ Junction\ Temperature = A_{EA}{}^*P_E + A_{EI}{}^*P_I + A_{EO}{}^*P_O + T_A \\ Input\ IC\ Junction\ Temperature = A_{EI}{}^*P_E + A_{IA}{}^*P_I + A_{IO}{}^*P_O + T_A \\ Output\ IC\ Junction\ Temperature = A_{EO}{}^*P_E + A_{IO}{}^*P_I + A_{OA}{}^*P_O + T_A \\ \end{array}$ 

P<sub>E</sub> - LED Power Dissipation
P<sub>I</sub> - Input IC Power Dissipation
P<sub>O</sub> - Output IC Power Dissipation

## **Calculation of LED Power Dissipation**

LED Power Dissipation,  $P_E = I_{F(LED)}$  (Recommended Max) \*  $V_{F(LED)}$  (125°C) \* Duty Cycle

Example:  $P_E = 16mA * 1.25 * 50\%$  duty cycle = 10mW

### **Calculation of Input IC Power Dissipation**

Input IC Power Dissipation,  $P_I = I_{CC1}$  (Max) \*  $V_{CC1}$  (Recommended Max)

Example:  $P_1 = 6mA * 18V = 108mW$ 

## **Calculation of Output IC Power Dissipation**

Output IC Power Dissipation,  $P_O = V_{CC2}$  (Recommended Max) \*  $I_{CC2}$  (Max) +  $P_{HS}$  +  $P_{LS}$ 

P<sub>HS</sub> - High Side Switching Power Dissipation P<sub>LS</sub> - Low Side Switching Power Dissipation

 $P_{HS} = (V_{CC2} * Q_G * f_{PWM}) * R_{OH(MAX)} / (R_{OH(MAX)} + R_{GH}) / 2$  $P_{LS} = (V_{CC2} * Q_G * f_{PWM}) * R_{OL(MAX)} / (R_{OL(MAX)} + R_{GL}) / 2$ 

Q<sub>G</sub> – IGBT Gate Charge at Supply Voltage

f<sub>PWM</sub> - LED Switching Frequency

 $R_{OH(MAX)} - Maximum \ High \ Side \ Output \ Impedance \ - V_{OH(MIN)} \ / \ I_{OH(MIN)}$ 

R<sub>GH</sub> - Gate Charging Resistance

R<sub>OL(MAX)</sub> – Maximum Low Side Output Impedance - V<sub>OL(MIN)</sub> / I<sub>OL(MIN)</sub>

R<sub>GL</sub> - Gate Discharging Resistance

## Example:

 $R_{OH(MAX)} = V_{OH(MIN)} / I_{OH(MIN)} = 2.5 V / 0.75 A = 3.33 \Omega$  $R_{OL(MAX)} = V_{OL(MIN)} / I_{OL(MIN)} = 2.5 V / 1 A = 2.5 \Omega$ 

 $P_{HS} = (20V * 1uC * 10kHz) * 3.33\Omega / (3.33\Omega + 10\Omega) / 2 = 24.98mW$ 

 $P_{LS} = (20V * 1uC * 10kHz) * 2.5\Omega / (2.5\Omega + 10\Omega) / 2 = 20mW$ 

PO = 20V \* 13.6mA + 24.98mW + 20mW = 316.98mW

#### **Calculation of Junction Temperature**

LED Junction Temperature =  $176.1^{\circ}\text{C/W} *10\text{mW} + 35.4^{\circ}\text{C/W} *108\text{mW} + 33.1*316.98\text{mW} + T_A$ 

 $= 16.1^{\circ}C + T_{A}$ 

Input IC Junction Temperature = 35.4°C/W \*10mW + 92°C/W \*108mW + 25.6\*316.98mW +  $T_A$ 

 $= 18.4^{\circ}C + T_{A}$ 

Output IC Junction Temperature =  $33.1^{\circ}$ C/W \*10mW +  $25.6^{\circ}$ C/W \*108mW +  $76.7^{*}$ 316.98mW +  $T_{A}$ 

 $= 27.4^{\circ}C + T_{A}$ 

#### Notes

- 1. Output IC power dissipation is derated linearly above 100°C from 580mW to 260mW at 125°C.
- 2. Maximum pulse width = 1  $\mu$ s, maximum duty cycle = 1%.
- 3. This supply is optional. Required only when negative gate drive is implemented.
- 4. Maximum 500ns pulse width if peak  $V_{DESAT} > 10V$
- 5. In most applications V<sub>CC1</sub> will be powered up first (before V<sub>CC2</sub>) and powered down last (after V<sub>CC2</sub>). This is desirable for maintaining control of the IGBT gate. In applications where V<sub>CC2</sub> is powered up first, it is important to ensure that input remains low until V<sub>CC1</sub> reaches the proper operating voltage to avoid any momentary instability at the output during V<sub>CC1</sub> ramp-up or ramp-down.
- 15 V is the recommended minimum operating positive supply voltage (V<sub>CC2</sub> V<sub>E</sub>) to ensure adequate margin in excess of the maximum V<sub>UVLO+</sub> threshold of 13.5 V.
- 7. For High Level Output Voltage testing, V<sub>OH</sub> is measured with a dc load current. When driving capacitive loads, V<sub>OH</sub> will approach V<sub>CC</sub> as I<sub>OH</sub> approaches zero.
- 8. Maximum pulse width = 1.0 ms, maximum duty cycle = 20%.
- 9. Once V<sub>OUT</sub> of the ACPL-34JT is allowed to go high (V<sub>CC2</sub> V<sub>E</sub> > V<sub>UVLO</sub>), the DESAT detection feature of the ACPL-34JT will be the primary source of IGBT protection. UVLO is needed to ensure DESAT is functional. Once V<sub>CC2</sub> exceeds VUVLO+ threshold, DESAT will remain functional until V<sub>CC2</sub> is below V<sub>UVLO</sub>- threshold. Thus, the DESAT detection and UVLO features of the ACPL-34JT work in conjunction to ensure constant IGBT protection.
- 10. This is the "increasing" (i.e. turn-on or "positive going" direction) of V<sub>CC2</sub> V<sub>E</sub>.
- 11. This is the "decreasing" (i.e. turn-off or "negative going" direction) of  $V_{CC2}$   $V_E$ .
- 12. t<sub>PLH</sub> is defined as propagation delay from 50% of LED input I<sub>F</sub> to 50% of High level output.
- 13. t<sub>PHL</sub> is defined as propagation delay from 50% of LED input I<sub>F</sub> to 50% of Low level output.
- 14. Pulse Width Distortion (PWD) is defined as  $|t_{PHL} t_{PLH}|$  of any given unit.
- 15. As measured from  $I_F$  to  $V_O$ .
- 16. The difference between tPHL and tPLH between any two ACPL-34JT parts under the same test conditions.
- 17. The delay time for ACPL-34JT to respond to a DESAT fault condition without any external DESAT capacitor.
- 18. The amount of time from when DESAT threshold is exceeded to 90% of  $V_{GATE}$  at mentioned test conditions.
- 19. The amount of time from when DESAT threshold is exceeded to 10% of  $V_{GATE}$  at mentioned test conditions.
- 20. The amount of time from when DESAT threshold is exceeded to DESAT Low voltage, 0.7 V.
- 21. The amount of time from when DESAT threshold is exceeded to FAULT output Low 50% of VCC1 voltage.
- 22. The amount of time when DESAT threshold is exceeded, Output is mute to LED input.
- 23. The amount of time when DESAT Mute time is expired, LED input must be kept Low for Fault status to return to High.
- 24. The delay time when  $V_{CC2}$  exceeds UVLO+ threshold to UVLO High 50% of UVLO positive going edge.
- 25. The delay time when V<sub>CC2</sub> falls below UVLO- threshold to UVLO Low 50% of UVLO negative going edge.
- 26. The delay time when  $V_{CC2}$  exceeds UVLO+ threshold to 50% of High level output.
- 27. The delay time when  $V_{CC2}$  falls below UVLO- threshold to 50% of Low level output.
- 28. Common mode transient immunity in the high state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in the high state (i.e.,  $V_O > 15$  V or FAULT > 2 V or UVLO > 2V). A 330 pF and a 10 k $\Omega$  pull-up resistor is needed in fault and UVLO detection mode.
- 29. Common mode transient immunity in the low state is the maximum tolerable dVCM/dt of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e.,  $V_O < 1.0$  V or FAULT < 0.8 V or UVLO < 0.8 V). A 330 pF and a 10 k $\Omega$  pull-up resistor is needed in fault and UVLO detection mode.
- 30. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$ 6000  $V_{RMS}$  for 1 second.
- 31. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table
- 32. Device considered a two terminal device: pins 1 8 shorted together and pins 9 16 shorted together.





Figure 8. I<sub>CC1</sub> across temperature



12




Figure 10. Typical Diode Input Forward Current Characteristic




Figure 11. V<sub>OH</sub> vs I<sub>OH</sub>




Figure 12. V<sub>OL</sub> vs I<sub>OL</sub>




Figure 13. I<sub>SSD</sub> vs V<sub>SSD</sub>





Figure 14. V<sub>OH</sub> across temperature






Figure 16. V<sub>DESAT</sub> Threshold across temperature




Figure 17. I<sub>CHG</sub> across temperature




Figure 18. ID<sub>CHG</sub> across temperature




Figure 19. t<sub>P</sub> across temperature




Figure 20. t<sub>P</sub> vs Supply Voltage




Figure 22. CMR Vo High Test Circuit




Figure 24. CMR Fault High Test Circuit




Figure 21. t<sub>P</sub> vs Load Resistance




Figure 23. CMR Vo Low Test Circuit





Figure 25. CMR Fault Low Test Circuit



VEE1 VEE2 VEE1 LED2+ VCC1 DESAT VEE1 VE **≸**10k Scope UVLO VCC2 -\\\\\ 10R FAULT V0 ⊥ 330 pF -\\\\\-150R -\\\\\ SSD/CLAMP 10 nF 5V CA VEE2 150R High Voltage Pulse  $V_{CM} = 1500 V$ 

Figure 26. CMR UVLO High Test Circuit

Figure 27. CMR UVLO Low Test Circuit

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com** 



