

June 1997 Revised April 2005

74VHCT541A Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The VHCT541A is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHCT541A is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHCT244A while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-state.

Features


- High Speed: $t_{PD} = 5.5$ ns (typ) at $V_{CC} = 5V$
- \blacksquare Low power dissipation: I_{CC} = 4 μA (max) at T_A = 25 $^{\circ}C$
- Power down protection is provided on all inputs and
- Pin and function compatible with 74HCT541

Ordering Code:

	_	
Order Number	Package Number	Package Description
74VHCT541AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHCT541ASJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT541AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT541AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code Pb-Free package per JEDEC J-STD-020B.


Logic Symbol



Pin Descriptions

Pin Names	Description						
\overline{OE}_1 , \overline{OE}_2	3-STATE Output Enable Inputs						
I ₀ - I ₇	Inputs						
O ₀ - O ₇	3-STATE Outputs						

Connection Diagram



Truth Table

		Outputs			
OE ₁	OE ₂	1			
L	L	Н	Н		
Н	Χ	Χ	Z		
X	Н	Χ	Z		
L	L	L	L		

H = HIGH Voltage Level

L = LOW Voltage Level Z = High Impedance

© 2005 Fairchild Semiconductor Corporation

DS500013

www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V$_{CC}$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Input Voltage (V$_{IN}$)} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$

DC Output Voltage (V_{OUT})

(Note 3) -0.5 V to 7.0 V (Note 4) $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$

Input Diode Current (I_{IK})

Output Diode Current (I_{OK})

 $\begin{array}{ll} \mbox{(Note 5)} & \pm 20 \mbox{ mA} \\ \mbox{DC Output Current (I_{OUT})} & \pm 25 \mbox{ mA} \\ \mbox{DC V}_{CC}/\mbox{GND Current (I}_{CC}) & \pm 75 \mbox{ mA} \\ \mbox{Storage Temperature (T}_{STG}) & -65 \mbox{°C to} +150 \mbox{°C} \end{array}$

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to +5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

(Note 4) $0V \text{ to } V_{CC}$ (Note 3) 0V to 5.5VOperating Temperature (T_{OPR}) $-40^{\circ}\text{C to } +85^{\circ}\text{C}$

Operating Temperature (T_{OPR}) Input Rise and Fall Time (t_r , t_f)

 $V_{CC} = 5.0V \pm 0.5V$ $0 \sim 20 \text{ ns/V}$

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: When Outputs are in OFF-State OR when $V_{CC} = 0V$.

Note 4: HIGH or LOW state $\ensuremath{\text{I}_{\text{OUT}}}$ absolute maximum rating must be observed.

Note 5: $V_{OUT} < GND, V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40$ °C to +85 °C		Units	Conditions		
Syllibol	Farameter	(V)	Min	Min Typ		Min Max		Units	Conditions		
V _{IH}	HIGH Level Input Voltage	4.5 – 5.5	2.0			2.0		V			
V _{IL}	LOW Level Input Voltage	4.5 – 5.5			0.8		0.8	V			
V _{OH}	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$ $I_{OH} = -8 \text{ mA}$	
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$	
V _{OL}	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IL}$	$I_{OL} = +50 \mu A$	
		4.5			0.36		0.44	V		$I_{OL} = +8 \text{ mA}$	
l _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH}$ or V_{IL}		
	Off-State Current								$V_{OUT} = V_{CC}$ or GND		
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND		
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μА	$V_{IN} = V_{CC}$ or GND		
Гсст	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$ Other Inputs = V_{CC} or GND		
I _{OFF}	Output Leakage Current	0			0.5		5.0	μА	V _{OUT} = 5.5V		

-20 mA

Noise Characteristics

Symbol	Parameter	V _{CC} (V)	T _A =	25°C	Units	Conditions	
- Cymboi	T di diffetto		Тур	Limits	0		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.6	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	-1.6	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum HIGH Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	


Note 7: Parameter guaranteed by design.


AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	$T_A = 25^{\circ}C$			$T_A = -40$ °C to +85 °C		Units	Conditions	
			Min	Тур	Max	Min	Max	Ullits	Conditions	
t _{PLH}	Propagation Delay	5.0 ± 0.5		5.0	6.9	1.0	8.0	ns		C _L = 15 pF
t _{PHL}	Time	İ		5.5	7.9	1.0	9.0			$C_L = 50 \text{ pF}$
t _{PZL}	3-STATE Output	5.0 ± 0.5		8.3	11.3	1.0	13.0	ns	$R_L = 1 k\Omega$	$C_L = 15 pF$
t _{PZH}	Enable Time			8.8	12.3	1.0	14.0			$C_L = 50 \text{ pF}$
t _{PLZ}	3-STATE Output	5.0 ± 0.5		9.4	11.9	1.0	13.5	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t _{PHZ}	Disable Time									
toslh	Output to Output Skew	5.0 ± 0.5			1.0		1.0	ns	(Note 8)	$C_{L} = 50 \text{ pF}$
t _{OSHL}										
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			9				pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance			19				pF	(Note 9)	

 $\textbf{Note 8:} \ Parameter \ guaranteed \ by \ design. \ t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; \ t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|.$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (OPR.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /8 (per bit).






www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 7.72 64 4.4±0.1 -B-32 0.65 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A 0.90+0.15 0.09-0.20 0.19-0.30 | \$\int 0.10\(0 A R \) 0 \(0 \) **√**12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1-R0.09min B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative