

# 74LVX161284 Low Voltage IEEE 161284 Translating Transceiver

## **General Description**

The LVX161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA) and are connected to a separate power supply pin (V $_{\rm CC}$ -cable) to allow these outputs to be driven by a higher supply voltage than the Aside. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V $_{\rm CC}$ -cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the  $\rm A_1-A_8/B_1-B_8$  transceiver pins.

#### **Features**


- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

# **Ordering Code**

Order Number Package Number		Package Number	Package Description
	74LVX161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
	74LVX161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Connection Diagram**



#### **Pin Descriptions**

Pin Names


Pin Names	Description					
HD	High Drive Enable Input (Active HIGH)					
DIR	Direction Control Input					
A <sub>1</sub> -A <sub>8</sub>	Inputs or Outputs					
B <sub>1</sub> -B <sub>8</sub>	Inputs or Outputs					
A <sub>9</sub> -A <sub>13</sub>	Inputs					
Y <sub>9</sub> -Y <sub>13</sub>	Outputs					
A <sub>14</sub> -A <sub>17</sub>	Outputs					
C <sub>14</sub> -C <sub>17</sub>	Inputs					
PLH <sub>IN</sub>	Peripheral Logic HIGH Input					
PLH	Peripheral Logic HIGH Output					
HLH <sub>IN</sub>	Host Logic HIGH Input					
HLH	Host Logic HIGH Output					

Description

© 2005 Fairchild Semiconductor Corporation

DS500202

# Logic Symbol




# **Truth Table**

Inputs		Outputs				
DIR HD						
L	L	B <sub>1</sub> –B <sub>8</sub> Data to A <sub>1</sub> –A <sub>8</sub> , and				
		$A_9$ - $A_{13}$ Data to $Y_9$ - $Y_{13}$ (Note 1)				
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>				
		PLH Open Drain Mode				
L	Н	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and				
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub>				
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>				
Н	L	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> (Note 2)				
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)				
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>				
		PLH Open Drain Mode				
Н	Н	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub>				
		A <sub>9</sub> –A <sub>13</sub> Data to Y <sub>9</sub> –Y <sub>13</sub>				
		C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub>				

**Note 1:** Y<sub>9</sub>–Y<sub>13</sub> Open Drain Outputs **Note 2:** B<sub>1</sub>–B<sub>8</sub> Open Drain Outputs

# **Logic Diagram**



#### Absolute Maximum Ratings(Note 3) **Recommended Operating Conditions** Supply Voltage

-0.5V to +4.6V  $V_{CC}$ 

-0.5V to +7.0V V<sub>CC—Cable</sub>

 $V_{CC\_Cable}$  Must Be  $\ge V_{CC}$ Input Voltage (V<sub>I</sub>)—(Note 4)

 $A_1$ - $A_{13}$ ,  $PLH_{IN}$ , DIR, HD-0.5V to  $V_{CC} + 0.5V$ B<sub>1</sub>-B<sub>8</sub>, C<sub>14</sub>-C<sub>17</sub>, HLH<sub>IN</sub> -0.5V to +5.5V (DC)

B<sub>1</sub>-B<sub>8</sub>, C<sub>14</sub>-C<sub>17</sub>, HLH<sub>IN</sub> -2.0V to +7.0V\* \*40 ns Transient

Output Voltage (V<sub>O</sub>)

-0.5V to  $V_{CC}$  +0.5V  $A_1$ - $A_8$ ,  $A_{14}$ - $A_{17}$ , HLH B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH -0.5V to +5.5V (DC)  $B_1-B_8, Y_9-Y_{13}, PLH$ -2.0V to +7.0V\*

\*40 ns Transient

DC Output Current (I<sub>O</sub>)

 $A_1$ – $A_8$ , HLH ±25 mA  $B_1 - B_8, Y_9 - Y_{13}$  $\pm 50 \text{ mA}$ PLH (Output LOW) 84 mA PLH (Output HIGH) -50 mA

Input Diode Current (I $_{\rm IK}$ )—(Note 4) DIR, HD, A $_9$ -A $_{13}$ , PLH, HLH, C $_{14}$ -C $_{17}$ -20 mA

Output Diode Current (I<sub>OK</sub>)

 $A_1$ - $A_8$ ,  $A_{14}$ - $A_{17}$ , HLH ±50 mA

B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH -50 mA

DC Continuous  $V_{CC}$  or Ground

Storage Temperature

ESD (HBM) Last Passing Voltage 2000V Supply Voltage

3.0V to 3.6V  $V_{CC}$ 3.0V to 5.5V V<sub>CC—Cable</sub>

0V to V<sub>CC</sub> DC Input Voltage (V<sub>I</sub>) Open Drain Voltage (V<sub>O</sub>) 0V to 5.5V

Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Note 3: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Fairchild does not recom-±200 mA mend operation outside the databook specifications.

-65°C to +150°C Note 4: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

	Parameter		V <sub>CC</sub>	V <sub>CC—Cable</sub> (V)	$\mathbf{T_A} = 0^{\circ}\mathbf{C}$	T <sub>A</sub> = -40°C		
Symbol					to +70°C	to +85°C	Units	Conditions
			(-,		Guaranteed Limits			Ì
V <sub>IK</sub>	Input Clamp		3.0	3.0	-1.2	-1.2	V	I <sub>i</sub> = -18 mA
	Diode Voltage							
V <sub>IH</sub>	Minimum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	2.0	2.0		
	HIGH Level	C <sub>n</sub>	3.0-3.6	3.0-5.5	2.3	2.3	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	2.6	2.6		
V <sub>IL</sub>	Maximum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	0.8	0.8		
	LOW Level	C <sub>n</sub>	3.0-3.6	3.0-5.5	0.8	0.8	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	1.6	1.6		
$\Delta V_{T}$	Minimum Input	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.3	5.0	0.4	0.4		$V_T^+ - V_T^-$
	Hysteresis	C <sub>n</sub>	3.3	5.0	0.8	0.8	V	$V_T^+ - V_T^-$
		HLH <sub>IN</sub>	3.3	5.0	0.2	0.2		$V_T^+ - V_T^-$
V <sub>OH</sub>	Minimum HIGH	A <sub>n</sub> , HLH	3.0	3.0	2.8	2.8		I <sub>OH</sub> = -50 μA
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	2.0	2.0	V	I <sub>OH</sub> = -14 mA
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	2.23	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1	3.1		I <sub>OH</sub> = -500 μA

# DC Electrical Characteristics (Continued)

					$T_A = 0^{\circ}C$	T <sub>A</sub> = −40°C		
Symbol	Parameter		V <sub>CC</sub> (V)	V <sub>CC—Cable</sub>	to +70°C	to +85°C	Units	Conditions
			(*)	(V)	Guaranteed Limits			
V <sub>OL</sub>	Maximum LOW	A <sub>n</sub> , HLH	3.0	3.0	0.2	0.2		I <sub>OL</sub> = 50 μA
	Level Output		3.0	3.0	0.4	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	0.8	0.8	V	I <sub>OL</sub> = 14 mA
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	0.77	0.77	v	$I_{OL} = 14 \text{ mA}$
		PLH	3.0	3.0	0.85	0.95		$I_{OL} = 84 \text{ mA}$
		PLH	3.0	4.5	0.8	0.9		$I_{OL} = 84 \text{ mA}$
R <sub>D</sub>	Maximum Output	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	60	60		(Note E)/Note 7)
	Impedance		3.3	5.0	55	55		(Note 5)(Note 7)
	Minimum Output	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	30	30	Ω	(Nata 5) (Nata 7)
	Impedance		3.3	5.0	35	35		(Note 5)(Note 7)
R <sub>P</sub>	Maximum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13,</sub>	3.3	3.3	1650	1650		
	Resistance	C <sub>14</sub> -C <sub>17</sub>	3.3	5.0	1650	1650	Ω	
	Minimum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	1150	1150		
	Resistance	C <sub>14</sub> -C <sub>17</sub>	3.3	5.0	1150	1150	Ω	
I <sub>IH</sub>	Maximum Input	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> ,	3.6	3.6	1.0	1.0		$V_I = 3.6V$
	Current in	HD, DIR, HLH <sub>IN</sub>						
	HIGH State	C <sub>14</sub> -C <sub>17</sub>	3.6	3.6	50.0	50.0	μА	$V_I = 3.6V$
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	100	100	-	V <sub>I</sub> = 5.5V
I <sub>IL</sub>	Maximum Input	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> ,	3.6	3.6	-1.0	-1.0	μА	$V_{I} = 0.0V$
	Current in	HD, DIR, HLH <sub>IN</sub>						
	LOW State	C <sub>14</sub> -C <sub>17</sub>	3.6	3.6	-3.5	-3.5	mA	$V_I = 0.0V$
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	-5.0	-5.0	mA	$V_{I} = 0.0V$
I <sub>OZH</sub>	Maximum Output	A <sub>1</sub> -A <sub>8</sub>	3.6	3.6	20	20	μА	V <sub>O</sub> = 3.6V
	Disable Current	B <sub>1</sub> -B <sub>8</sub>	3.6	3.6	50	50	μΑ	V <sub>O</sub> = 3.6V
	(HIGH)	B <sub>1</sub> -B <sub>8</sub>	3.6	5.5	100	100	μА	V <sub>O</sub> = 5.5V
I <sub>OZL</sub>	Maximum	A <sub>1</sub> -A <sub>8</sub>	3.6	3.6	-20	-20	μА	V <sub>O</sub> = 0.0V
	Output Disable	B <sub>1</sub> -B <sub>8</sub>	3.6	3.6	-3.5	-3.5	mA	
	Current (LOW)	B <sub>1</sub> -B <sub>8</sub>	3.6	5.5	-5.0	-5.0	mA	
I <sub>OFF</sub>	Power Down	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> ,			400	400		V 5.5V
	Output Leakage	PLH	0.0	0.0	100	100	μА	V <sub>O</sub> = 5.5V
I <sub>OFF</sub>	Power Down	0 0 11111	0.0	0.0	400	400	_	)/ F 5)/
	Input Leakage	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	0.0	100	100	μА	$V_I = 5.5V$
I <sub>OFF</sub> —ICC	Power Down		0.0	0.0	050	050	_	(N-1-0)
	Leakage to V <sub>CC</sub>		0.0	0.0	250	250	μА	(Note 6)
I <sub>OFF</sub> —ICC2	Power Down Leakage		0.5		050	050	١.	(11 / 0)
	to V <sub>CC—Cable</sub>		0.0	0.0	250	250	μА	(Note 6)
I <sub>CC</sub>	Maximum Supply		3.6	3.6	45	45	mA	V <sub>I</sub> = V <sub>CC</sub> or GND

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to  $V_{CC}$  or  $V_{CC\_Cable}$  is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH, C<sub>14</sub>-C<sub>17</sub> and HLH<sub>IN</sub>) to 5.5V and measuring the resulting I<sub>CC</sub> or I<sub>CC\\_Cable</sub>.

Note 7: This parameter is guaranteed but not tested, characterized only.

# **AC Electrical Characteristics**

		T <sub>A</sub> = 0°C	to +70°C	T <sub>A</sub> = -40°		1	
		V <sub>CC</sub> = 3	.0V-3.6V	V <sub>CC</sub> = 3		Figure Number	
Symbol	Parameter	V <sub>CC—Cable</sub>	= 3.0V-5.5V	V <sub>CC—Cable</sub>	Units		
		Min	Max	Min	Max		
t <sub>PHL</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PHL</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHL</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PHL</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>SKEW</sub>	LH-LH or HL-HL		10.0		12.0	ns	(Note 9)
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 1
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHZ</sub>	Output Disable Time	2.0	15.0	2.0	18.0		Figure 7
t <sub>PLZ</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	15.0	2.0	18.0	ns	Figure 7
t <sub>PZH</sub>	Output Enable Time	2.0	50.0	2.0	50.0	ns	Figure 8
$t_{PZL}$	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	50.0	2.0	50.0	ns	
t <sub>PHZ</sub>	Output Disable Time	2.0	50.0	2.0	50.0		Figure 9
$t_{PLZ}$	DIR to B <sub>1</sub> -B <sub>8</sub>	2.0	50.0	2.0	50.0	ns	
t <sub>pEN</sub>	Output Enable Time	2.0	25.0	2.0	28.0		F: 0
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0	ns	Figure 2
t <sub>pDIS</sub>	Output Disable Time	2.0	25.0	2.0	28.0		Figure 2
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0	ns	Figure 2
t <sub>pEN</sub> -t <sub>pDIS</sub>	Output Enable-		10.0		12.0	ns	
	Output Disable						
t <sub>SLEW</sub>	Output Slew Rate						
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	0.05	0.40	V/ns	Figure 5
t <sub>PHL</sub>		0.05	0.40	0.05	0.40		Figure 4
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub>		120		120		Figure 6
	B <sub>1</sub> -B <sub>8</sub> (Note 8),		120		120	ns	(Note 10)
	Y <sub>9</sub> -Y <sub>13</sub> (Note 8)						

Note 8: Open Drain

Note 9: t<sub>SKEW</sub> is measured for common edge output transitions and compares the measured propagation delay for a given path type:

- (i)  $A_1$ – $A_8$  to  $B_1$ – $B_8$ ,  $A_9$ – $A_{13}$  to  $Y_9$ – $Y_{13}$
- (ii) B<sub>1</sub>-B<sub>8</sub> to A<sub>1</sub>-A<sub>8</sub>
- (iii) C<sub>14</sub>-C<sub>17</sub> to A<sub>14</sub>-A<sub>17</sub>


Note 10: This parameter is guaranteed but not tested, characterized only.


# Capacitance


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, $A_9$ – $A_{13}$ , $C_{14}$ – $C_{17}$ , PLH <sub>IN</sub> and HLH <sub>IN</sub> )
C <sub>I/O</sub> (Note 11)	I/O Pin Capacitance	5	pF	V <sub>CC</sub> = 3.3V

Note 11:  $C_{I/O}$  is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012

AC Loading and Waveforms Pulse Generator for all pulses: Rate  $\le$  1.0 MHz; Z  $_O \le 50\Omega;$  t  $_f \le$  2.5 ns, t  $_r \le$  2.5 ns.











FIGURE 1. Port A to B and A to Y Propagation Delay Waveforms







FIGURE 2. Port A to B and A to Y Output Waveforms






FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms

# AC Loading and Waveforms (Continued) VCC Output 2.7V




FIGURE 4. Port A to B and A to Y HL Slew Test Load and Waveforms





FIGURE 5. Port A to B and A to Y LH Slew Test Load and Waveforms

# AC Loading and Waveforms (Continued)



- $t_{\text{r}} = \text{Output Rise Time, Open Drain}$
- $t_f = \text{Output Fall Time, Open Drain}$

#### FIGURE 6. Ports A to B and A to Y Rise and Fall Test Load and Waveforms for Open Drain Outputs









FIGURE 7.  $t_{PHZ}$  and  $t_{PLZ}$  Test Load and Waveforms, DIR to  $\rm A_1\text{--}A_8$ 







# 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com