


FIGURE 1. XRA1201 BLOCK DIAGRAM




## ORDERING INFORMATION

| PART NUMBER      | PACKAGE  | NUMBER OF GPIOs | OPERATING TEMPERATURE RANGE | DEVICE STATUS |
|------------------|----------|-----------------|-----------------------------|---------------|
| XRA1201IL24-F    | QFN-24   | 16              | -40°C to +85°C              | Active        |
| XRA1201IL24TR-F  | QFN-24   | 16              | -40°C to +85°C              | Active        |
| XRA1201PIL24-F   | QFN-24   | 16              | -40°C to +85°C              | Active        |
| XRA1201PIL24TR-F | QFN-24   | 16              | -40°C to +85°C              | Active        |
| XRA1201IG24-F    | TSSOP-24 | 16              | -40°C to +85°C              | Active        |
| XRA1201IG24TR-F  | TSSOP-24 | 16              | -40°C to +85°C              | Active        |
| XRA1201PIG24-F   | TSSOP-24 | 16              | -40°C to +85°C              | Active        |
| XRA1201PIG24TR-F | TSSOP-24 | 16              | -40°C to +85°C              | Active        |

NOTE: TR = Tape and Reel, F = Green / RoHS

FIGURE 2. PIN OUT ASSIGNMENTS



## PIN DESCRIPTIONS

### Pin Description

| NAME                       | QFN-24<br>PIN# | TSSOP-24<br>PIN# | TYPE | DESCRIPTION   |
|----------------------------|----------------|------------------|------|---|
| I <sup>2</sup> C INTERFACE |                |                  |      |   |
| SDA                        | 20             | 23               | I/O  | I <sup>2</sup> C-bus data input/output (open-drain).  |
| SCL                        | 19             | 22               | I    | I <sup>2</sup> C-bus serial input clock.  |
| IRQ#                       | 22             | 1                | OD   | Interrupt output (open-drain, active LOW).  |
| A0                         | 18             | 21               | I    | These pins select the I <sup>2</sup> C slave address. See <b>Table 1</b> .  |
| A1                         | 23             | 2                | I    |   |
| A2                         | 24             | 3                | I    |   |
| GPIOs                      |                |                  |      |   |
| P0                         | 1              | 4                | I/O  | General purpose I/Os P0-P7. All GPIOs are configured as inputs upon power-up or after a reset. After power-up or reset, the internal pull-up resistors are enabled for the XRA1201P. The internal pull-up resistors are disabled for the XRA1201.   |
| P1                         | 2              | 5                | I/O  |   |
| P2                         | 3              | 6                | I/O  |   |
| P3                         | 4              | 7                | I/O  |   |
| P4                         | 5              | 8                | I/O  |   |
| P5                         | 6              | 9                | I/O  |   |
| P6                         | 7              | 10               | I/O  |   |
| P7                         | 8              | 11               | I/O  |   |
| P8                         | 10             | 13               | I/O  | General purpose I/O P8-P15. All GPIOs are configured as inputs upon power-up or after a reset. After power-up or reset, the internal pull-up resistors are enabled for the XRA1201P. The internal pull-up resistors are disabled for the XRA1201.   |
| P9                         | 11             | 14               | I/O  |   |
| P10                        | 12             | 15               | I/O  |   |
| P11                        | 13             | 16               | I/O  |   |
| P12                        | 14             | 17               | I/O  |   |
| P13                        | 15             | 18               | I/O  |   |
| P14                        | 16             | 19               | I/O  |   |
| P15                        | 17             | 20               | I/O  |   |
| ANCILLARY SIGNALS          |                |                  |      |   |
| VCC                        | 21             | 24               | Pwr  | 1.65V to 3.6V VCC supply voltage.   |
| GND                        | 9              | 12               | Pwr  | Power supply common, ground.  |
| GND                        | Center Pad     | -                | Pwr  | The exposed pad at the bottom surface of the package is designed for thermal performance. Use of a center pad on the PCB is strongly recommended for thermal conductivity as well as to provide mechanical stability of the package on the PCB. The center pad is recommended to be solder masked defined with opening size less than or equal to the exposed thermal pad on the package bottom to prevent solder bridging to the outer leads of the device. Thermal vias must be connected to GND plane as the thermal pad of package is at GND potential. |

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.


## 1.0 FUNCTIONAL DESCRIPTIONS

### 1.1 I<sup>2</sup>C-bus Interface


The I<sup>2</sup>C-bus interface is compliant with the Standard-mode and Fast-mode I<sup>2</sup>C-bus specifications. The I<sup>2</sup>C-bus interface consists of two lines: serial data (SDA) and serial clock (SCL). In the Standard-mode, the serial clock and serial data can go up to 100 kbps and in the Fast-mode, the serial clock and serial data can go up to 400 kbps.

The first byte sent by an I<sup>2</sup>C-bus master contains a start bit (SDA transition from HIGH to LOW when SCL is HIGH), 7-bit slave address and whether it is a read or write transaction. The next byte is the sub-address that contains the address of the register to access. The XRA120x responds to each write with an acknowledge (SDA driven LOW by XRA1201/1201P for one clock cycle when SCL is HIGH). The last byte sent by an I<sup>2</sup>C-bus master contains a stop bit (SDA transition from LOW to HIGH when SCL is HIGH). See **Figures 3 - 5** below. For complete details, see the I<sup>2</sup>C-bus specifications.


**FIGURE 3. I<sup>2</sup>C START AND STOP CONDITIONS**



**FIGURE 4. MASTER WRITES TO SLAVE**



**FIGURE 5. MASTER READS FROM SLAVE**



### 1.1.1 I<sup>2</sup>C-bus Addressing

There could be many devices on the I<sup>2</sup>C-bus. To distinguish itself from the other devices on the I<sup>2</sup>C-bus, the XRA1201/1201P has up to 32 I<sup>2</sup>C slave addresses using the A2-A0 address lines. **Table 1** below shows the different addresses that can be selected.

**TABLE 1: I<sup>2</sup>C ADDRESS MAP**

| A2  | A1  | A0  | I <sup>2</sup> C ADDRESS |
|-----|-----|-----|--------------------------|
| GND | SCL | GND | 0x20 (0010 000X)         |
| GND | SCL | VCC | 0x22 (0010 001X)         |
| GND | SDA | GND | 0x24 (0010 010X)         |
| GND | SDA | VCC | 0x26 (0010 011X)         |
| VCC | SCL | GND | 0x28 (0010 100X)         |
| VCC | SCL | VCC | 0x2A (0010 101X)         |
| VCC | SDA | GND | 0x2C (0010 110X)         |
| VCC | SDA | VCC | 0x2E (0010 111X)         |
| GND | SCL | SCL | 0x30 (0011 000X)         |
| GND | SCL | SDA | 0x32 (0011 001X)         |
| GND | SDA | SCL | 0x34 (0011 010X)         |
| GND | SDA | SDA | 0x36 (0011 011X)         |
| VCC | SCL | SCL | 0x38 (0011 100X)         |
| VCC | SCL | SDA | 0x3A (0011 101X)         |
| VCC | SDA | SCL | 0x3C (0011 110X)         |
| VCC | SDA | SDA | 0x3E (0011 111X)         |
| GND | GND | GND | 0x40 (0100 000X)         |
| GND | GND | VCC | 0x42 (0100 001X)         |
| GND | VCC | GND | 0x44 (0100 010X)         |
| GND | VCC | VCC | 0x46 (0100 011X)         |
| VCC | GND | GND | 0x48 (0100 100X)         |
| VCC | GND | VCC | 0x4A (0100 101X)         |
| VCC | VCC | GND | 0x4C (0100 110X)         |
| VCC | VCC | VCC | 0x4E (0100 111X)         |
| GND | GND | SCL | 0x50 (0101 000X)         |
| GND | GND | SDA | 0x52 (0101 001X)         |
| GND | VCC | SCL | 0x54 (0101 010X)         |
| GND | VCC | SDA | 0x56 (0101 011X)         |
| VCC | GND | SCL | 0x58 (0101 100X)         |
| VCC | GND | SDA | 0x5A (0101 101X)         |
| VCC | VCC | SCL | 0x5C (0101 110X)         |
| VCC | VCC | SDA | 0x5E (0101 111X)         |

### 1.1.2 I<sup>2</sup>C Read and Write

A read or write transaction is determined by bit-0 of the slave address. If bit-0 is '0', then it is a write transaction. If bit-0 is '1', then it is a read transaction.

### 1.1.3 I<sup>2</sup>C Command Byte

An I<sup>2</sup>C command byte is sent by the I<sup>2</sup>C master following the slave address. The command byte indicates the address offset of the register that will be accessed. **Table 2** below lists the command bytes for each register.

**TABLE 2: I<sup>2</sup>C COMMAND BYTE (REGISTER ADDRESS)**

| COMMAND BYTE | REGISTER NAME DESCRIPTION  | READ/WRITE | DEFAULT VALUES                    |
|--------------|--|------------|-----------------------------------|
| 0x00         | GSR1 - GPIO State for P0-P7                                      | Read-Only  | 0xXX                              |
| 0x01         | GSR2 - GPIO State for P8-P15                                     | Read-Only  | 0xXX                              |
| 0x02         | OCR1 - Output Control for P0-P7                                  | Read/Write | 0xFF                              |
| 0x03         | OCR2 - Output Control for P8-P15                                 | Read/Write | 0xFF                              |
| 0x04         | PIR1 - Input Polarity Inversion for P0-P7                        | Read/Write | 0x00                              |
| 0x05         | PIR2 - Input Polarity Inversion for P8-P15                       | Read/Write | 0x00                              |
| 0x06         | GCR1 - GPIO Configuration for P0-P7                              | Read/Write | 0xFF                              |
| 0x07         | GCR2 - GPIO Configuration for P8-P15                             | Read/Write | 0xFF                              |
| 0x08         | PUR1 - Input Internal Pull-up Resistor Enable/Disable for P0-P7  | Read/Write | 0x00 (XRA1201)<br>0xFF (XRA1201P) |
| 0x09         | PUR2 - Input Internal Pull-up Resistor Enable/Disable for P8-P15 | Read/Write | 0x00 (XRA1201)<br>0xFF (XRA1201P) |
| 0x0A         | IER1 - Input Interrupt Enable for P0-P7                          | Read/Write | 0x00                              |
| 0x0B         | IER2 - Input Interrupt Enable for P8-P15                         | Read/Write | 0x00                              |
| 0x0C         | TSCR1 - Output Three-State Control for P0-P7                     | Read/Write | 0x00                              |
| 0x0D         | TSCR2 - Output Three-State Control for P8-P15                    | Read/Write | 0x00                              |
| 0x0E         | ISR1 - Input Interrupt Status for P0-P7                          | Read       | 0x00                              |
| 0x0F         | ISR2 - Input Interrupt Status for P8-P15                         | Read       | 0x00                              |
| 0x10         | REIR1 - Input Rising Edge Interrupt Enable for P0-P7             | Read/Write | 0x00                              |
| 0x11         | REIR2 - Input Rising Edge Interrupt Enable for P8-P15            | Read/Write | 0x00                              |
| 0x12         | FEIR1 - Input Falling Edge Interrupt Enable for P0-P7            | Read/Write | 0x00                              |
| 0x13         | FEIR2 - Input Falling Edge Interrupt Enable for P8-P15           | Read/Write | 0x00                              |
| 0x14         | IFR1 - Input Filter Enable/Disable for P0-P7                     | Read/Write | 0xFF                              |
| 0x15         | IFR2 - Input Filter Enable/Disable for P8-P15                    | Read/Write | 0xFF                              |

## 1.2 Interrupts

The table below summarizes the interrupt behavior of the different register settings for the XRA1201/1201P.

**TABLE 3: INTERRUPT GENERATION AND CLEARING**

| GCR<br>BIT | IER<br>BIT | REIR<br>BIT | FEIR<br>BIT | IFR<br>BIT | INTERRUPT GENERATED BY:   | INTERRUPT CLEARED BY:  |
|------------|------------|-------------|-------------|------------|---|--|
| 1          | 0          | X           | X           | X          | No interrupts enabled (default)   | N/A  |
| 1          | 1          | 0           | 0           | 0          | A rising or falling edge on the input   | Reading the GSR register or if the input changes back to its previous state (state of input during last read to GSR) |
|            |            |             |             | 1          | A rising or falling edge on the input and remains in the new state for more than 1075ns |  |
| 1          | 1          | 1           | 0           | 0          | A rising edge on the input  | Reading the GSR register   |
|            |            |             |             | 1          | A rising edge on the input and remains high for more than 1075ns                        |  |
| 1          | 1          | 0           | 1           | 0          | A falling edge on the input   | Reading the GSR register   |
|            |            |             |             | 1          | A falling edge on the input and remains low for more than 1075ns                        |  |
| 1          | 1          | 1           | 1           | 0          | A rising or falling edge on the input   | Reading the GSR register   |
|            |            |             |             | 1          | A rising or falling edge on the input and remains in the new state for more than 1075ns |  |
| 0          | x          | x           | x           | x          | No interrupts in output mode  | N/A  |

## 2.0 REGISTER DESCRIPTION

### 2.1 GPIO State Register 1 (GSR1) - Read-Only

The status of P7 - P0 can be read via this register. A read will show the current state of these pins (or the inverted state of these pins if enabled via the PIR Register). Reading this register will clear an input interrupt (see [Table 3](#) for complete details). Reading this register will also return the last value written to the OCR register for any pins that are configured as outputs (ie. this is not the same as the state of the actual output pin since the output pin can be in three-state mode). A write to this register has no effect. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.2 GPIO State Register 2 (GSR2) - Read-Only

The status of P15 - P8 can be read via this register. A read will show the current state of these pins (or the inverted state of these pins if enabled via the PIR Register). Reading this register will clear an input interrupt (see [Table 3](#) for complete details). Reading this register will also return the last value written to the OCR register for any pins that are configured as outputs (ie. this is not the same as the state of the actual output pin since the output pin can be in three-state mode). A write to this register has no effect. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### 2.3 Output Control Register 1 (OCR1) - Read/Write

When P7 - P0 are defined as outputs, they can be controlled by writing to this register. Reading this register will return the last value written to it, however, this value may not be the actual state of the output pin since these pins can be in three-state mode. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.4 Output Control Register 2 (OCR2) - Read/Write

When P15 - P8 are defined as outputs, they can be controlled by writing to this register. Reading this register will return the last value written to it, however, this value may not be the actual state of the output pin since these pins can be in three-state mode. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### 2.5 Input Polarity Inversion Register 1 (PIR1) - Read/Write

When P7 - P0 are defined as inputs, this register inverts the polarity of the input value read from the Input Port Register. If the corresponding bit in this register is set to '1', the value of this bit in the GSR Register will be the inverted value of the input pin. If the corresponding bit in this register is set to '0', the value of this bit in the GSR Register will be the actual value of the input pin. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.6 Input Polarity Inversion Register 2 (PIR2) - Read/Write

When P15 - P8 are defined as inputs, this register inverts the polarity of the input value read from the Input Port Register. If the corresponding bit in this register is set to '1', the value of this bit in the GSR Register will be the inverted value of the input pin. If the corresponding bit in this register is set to '0', the value of this bit in the GSR Register will be the actual value of the input pin. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### 2.7 GPIO Configuration Register 1 (GCR1) - Read/Write

This register configures the GPIOs as inputs or outputs. After power-up and reset, the GPIOs are inputs. Setting these bits to '0' will enable the GPIOs as outputs. Setting these bits to '1' will enable the GPIOs as inputs. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.8 GPIO Configuration Register 2 (GCR2) - Read/Write

This register configures the GPIOs as inputs or outputs. After power-up and reset, the GPIOs are inputs. Setting these bits to '0' will enable the GPIOs as outputs. Setting these bits to '1' will enable the GPIOs as inputs. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### **2.9 Input Internal Pull-up Enable/Disable Register 1 (PUR1) - Read/Write**

This register enables/disables the internal pull-up resistors for an input. After power-up and reset, the internal pull-up resistors are disabled for the XRA1201. Writing a '1' to these bits will enable the internal pull-up resistors. After power-up and reset, the internal pull-up resistors are enabled for the XRA1201P. Writing a '0' to these bits will disable the internal pull-up resistors. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### **2.10 Input Internal Pull-up Enable/Disable Register 2 (PUR2) - Read/Write**

This register enables/disables the internal pull-up resistors for an input. After power-up and reset, the internal pull-up resistors are disabled for the XRA1201. Writing a '1' to these bits will enable the internal pull-up resistors. After power-up and reset, the internal pull-up resistors are enabled for the XRA1201P. Writing a '0' to these bits will disable the internal pull-up resistors. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### **2.11 Input Interrupt Enable Register 1 (IER1) - Read/Write**

This register enables/disables the interrupts for an input. After power-up and reset, the interrupts are disabled. Writing a '1' to these bits will enable the interrupt for the corresponding input pins. See [Table 3](#) for complete details of the interrupt behavior for various register settings. No interrupts are generated for outputs when GCR bit is 0. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### **2.12 Input Interrupt Enable Register 2 (IER2) - Read/Write**

This register enables/disables the interrupts for an input. After power-up and reset, the interrupts are disabled. Writing a '1' to these bits will enable the interrupt for the corresponding input pins. See [Table 3](#) for complete details of the interrupt behavior for various register settings. No interrupts are generated for outputs when GCR bit is 0. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### **2.13 Output Three-State Control Register 1 (TSCR1) - Read/Write**

This register can enable/disable the three-state mode of an output. Writing a '1' to these bits will enable the three-state mode for the corresponding output pins. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### **2.14 Output Three-State Control Register 2 (TSCR2) - Read/Write**

This register can enable/disable the three-state mode of an output. Writing a '1' to these bits will enable the three-state mode for the corresponding output pins. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### **2.15 Input Interrupt Status Register 1 (ISR1) - Read-Only**

This register reports the input pins that have generated an interrupt. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### **2.16 Input Interrupt Status Register 2 (ISR2) - Read-Only**

This register reports the input pins that have generated an interrupt. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.



**2.17 Input Rising Edge Interrupt Enable Register 1 (REIR1) - Read/Write**

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the rising edge. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

**2.18 Input Rising Edge Interrupt Enable Register 2 (REIR2) - Read/Write**

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the rising edge. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

**2.19 Input Falling Edge Interrupt Enable Register 1 (FEIR1) - Read/Write**

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the falling edge. Writing a '1' to these bits will make that input generate an interrupt on the rising edge only. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

**2.20 Input Falling Edge Interrupt Enable Register 2 (FEIR2) - Read/Write**

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the falling edge. Writing a '1' to these bits will make that input generate an interrupt on the rising edge only. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

**2.21 Input Filter Enable Register 1 (IFR1) - Read/Write**

By default, the input filters are enabled (IFR = 0xFF). When the input filters are enabled, any pulse that is greater than 1075ns will generate an interrupt (if enabled). Pulses that are less than 225ns will be filtered and will not generate an interrupt. Pulses in between this range may or may not generate an interrupt. Writing a '0' to these bits will disable the input filter for the corresponding inputs. With the input filters disabled, any change on the inputs will generate an interrupt (if enabled). See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

**2.22 Input Filter Enable Register 2 (IFR2) - Read/Write**

By default, the input filters are enabled (IFR = 0xFF). When the input filters are enabled, any pulse that is greater than 1075ns will generate an interrupt (if enabled). Pulses that are less than 225ns will be filtered and will not generate an interrupt. Pulses in between this range may or may not generate an interrupt. Writing a '0' to these bits will disable the input filter for the corresponding inputs. With the input filters disabled, any change on the inputs will generate an interrupt (if enabled). See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

**ABSOLUTE MAXIMUM RATINGS**

|  |                |
|--|----------------|
| Power supply voltage                             | 3.6 Volts      |
| Supply current                                   | 160 mA         |
| Ground current                                   | 200 mA         |
| External current limit of each GPIO              | 25 mA          |
| Total current limit for GPIO[15:8] and GPIO[7:0] | 100 mA         |
| Total current limit for GPIO[15:0]               | 200 mA         |
| Total supply current sourced by all GPIOs        | 160 mA         |
| Operating Temperature                            | -40° to +85°C  |
| Storage Temperature                              | -65° to +150°C |
| Power Dissipation                                | 200 mW         |

**TYPICAL PACKAGE THERMAL RESISTANCE DATA** (MARGIN OF ERROR:  $\pm 15\%$ )

|                               |   |
|-------------------------------|---|
| Thermal Resistance (24-QFN)   | $\theta_{JA} = 38^{\circ}\text{C/W}$ , $\theta_{JC} = 26^{\circ}\text{C/W}$ |
| Thermal Resistance (24-TSSOP) | $\theta_{JA} = 84^{\circ}\text{C/W}$ , $\theta_{JC} = 16^{\circ}\text{C/W}$ |

## ELECTRICAL CHARACTERISTICS

## DC ELECTRICAL CHARACTERISTICS

UNLESS OTHERWISE NOTED: TA = -40° TO +85°C, VCC IS 1.65V TO 3.6V

| SYMBOL            | PARAMETER                  | LIMITS<br>1.8V ± 10% |        | LIMITS<br>2.5V ± 10% |        | LIMITS<br>3.3V ± 10% |        | UNITS       | CONDITIONS  |
|-------------------|----------------------------|----------------------|--------|----------------------|--------|----------------------|--------|-------------|---|
|                   |                            | MIN                  | MAX    | MIN                  | MAX    | MIN                  | MAX    |             |   |
| V <sub>IL</sub>   | Input Low Voltage          | -0.3                 | 0.3VCC | -0.3                 | 0.3VCC | -0.3                 | 0.3VCC | V           | Note 1  |
| V <sub>IL</sub>   | Input Low Voltage          | -0.3                 | 0.2    | -0.3                 | 0.5    | -0.3                 | 0.8    | V           | Note 2  |
| V <sub>IH</sub>   | Input High Voltage         | 1.3                  | VCC    | 1.8                  | VCC    | 2.3                  | VCC    | V           | Note 1  |
| V <sub>IH</sub>   | Input High Voltage         | 1.4                  | 5.5    | 1.8                  | 5.5    | 2.0                  | 5.5    | V           | Note 2  |
| V <sub>OL</sub>   | Output Low Voltage         |                      | 0.4    |                      | 0.4    |                      | 0.4    | V<br>V<br>V | I <sub>OL</sub> = 3 mA<br>I <sub>OL</sub> = 3 mA<br>I <sub>OL</sub> = 3 mA<br>Note 3    |
| V <sub>OL</sub>   | Output Low Voltage         |                      | 0.5    |                      | 0.5    |                      | 0.5    | V           | I <sub>OL</sub> = 8 mA<br>Note 4  |
| V <sub>OL</sub>   | Output Low Voltage         |                      | 0.4    |                      | 0.4    |                      | 0.4    | V<br>V<br>V | I <sub>OL</sub> = 6 mA<br>I <sub>OL</sub> = 4 mA<br>I <sub>OL</sub> = 1.5 mA<br>Note 5  |
| V <sub>OH</sub>   | Output High Voltage        | 1.2                  |        | 1.8                  |        | 2.6                  |        | V<br>V<br>V | I <sub>OH</sub> = -8 mA<br>I <sub>OH</sub> = -8 mA<br>I <sub>OH</sub> = -8 mA<br>Note 4 |
| I <sub>IL</sub>   | Input Low Leakage Current  |                      | ±10    |                      | ±10    |                      | ±10    | uA          |   |
| I <sub>IH</sub>   | Input High Leakage Current |                      | ±10    |                      | ±10    |                      | ±10    | uA          |   |
| C <sub>IN</sub>   | Input Pin Capacitance      |                      | 5      |                      | 5      |                      | 5      | pF          |   |
| I <sub>CC</sub>   | Power Supply Current       |                      | 50     |                      | 100    |                      | 200    | uA          | Test 1  |
| I <sub>CC</sub>   | Power Supply Current       |                      | 150    |                      | 250    |                      | 500    | uA          | Test 2  |
| I <sub>CCS</sub>  | Standby Current            |                      | 1      |                      | 2      |                      | 5      | uA          | Test 3  |
| R <sub>GPIO</sub> | GPIO pull-up resistance    | 60                   | 140    | 60                   | 140    | 60                   | 140    | kΩ          | 100kΩ ± 40%   |

## NOTES:

1. For I<sup>2</sup>C input signals (SDA, SCL);
2. For GPIOs, A0, A1 and A2 signals;
3. For I<sup>2</sup>C output signal SDA;
4. For GPIOs;
5. For IRQ# signal;

Test 1: SCL frequency is 400 KHz with internal pull-ups disabled. All GPIOs are configured as inputs. All inputs are steady at VCC or GND. Outputs are floating or in the tri-state mode.

Test 2: SCL frequency is 400 KHz with internal pull-ups enabled. All GPIOs are configured as inputs. All inputs are steady at VCC or GND. Outputs are floating or in the tri-state mode.

Test 3: All inputs are steady at VCC or GND to minimize standby current. If internal pull-up is enabled, input voltage level should be the same as VCC. All GPIOs are configured as inputs. SCL and SDA are at VCC. Outputs are left floating or in tri-state mode.

## AC ELECTRICAL CHARACTERISTICS

Unless otherwise noted:  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{CC} = 1.65V - 3.6V$

| SYMBOL              | PARAMETER                                  | STANDARD MODE        |      | FAST MODE            |     | UNIT |
|---------------------|--|----------------------|------|----------------------|-----|------|
|                     |  | I <sup>2</sup> C-BUS |      | I <sup>2</sup> C-BUS |     |      |
|                     |  | MIN                  | MAX  | MIN                  | MAX |      |
| f <sub>SCL</sub>    | Operating frequency                        | 0                    | 100  | 0                    | 400 | kHz  |
| T <sub>BUF</sub>    | Bus free time between STOP and START       | 4.7                  |      | 1.3                  |     | μs   |
| T <sub>HD;STA</sub> | START condition hold time                  | 4.0                  |      | 0.6                  |     | μs   |
| T <sub>SU;STA</sub> | START condition setup time                 | 4.7                  |      | 0.6                  |     | μs   |
| T <sub>HD;DAT</sub> | Data hold time                             | 0                    |      | 0                    |     | ns   |
| T <sub>VD;ACK</sub> | Data valid acknowledge                     |                      | 0.6  |                      | 0.6 | μs   |
| T <sub>VD;DAT</sub> | SCL LOW to data out valid                  |                      | 0.6  |                      | 0.6 | ns   |
| T <sub>SU;DAT</sub> | Data setup time                            | 250                  |      | 150                  |     | ns   |
| T <sub>LOW</sub>    | Clock LOW period                           | 4.7                  |      | 1.3                  |     | μs   |
| T <sub>HIGH</sub>   | Clock HIGH period                          | 4.0                  |      | 0.6                  |     | μs   |
| T <sub>F</sub>      | Clock/data fall time                       |                      | 300  |                      | 300 | ns   |
| T <sub>R</sub>      | Clock/data rise time                       |                      | 1000 |                      | 300 | ns   |
| T <sub>SP</sub>     | Pulse width of spikes tolerance            | 50                   |      | 50                   |     | ns   |
| T <sub>D1</sub>     | I <sup>2</sup> C-bus GPIO output valid     |                      | 0.2  |                      | 0.2 | μs   |
| T <sub>D4</sub>     | I <sup>2</sup> C input pin interrupt valid |                      | 4    |                      | 4   | μs   |
| T <sub>D5</sub>     | I <sup>2</sup> C input pin interrupt clear |                      | 4    |                      | 4   | μs   |
| T <sub>D15</sub>    | SCL delay after reset                      | 3                    |      | 3                    |     | μs   |

FIGURE 6. I<sup>2</sup>C-BUS TIMING DIAGRAM




FIGURE 7. WRITE TO OUTPUT






FIGURE 8. GPIO PIN INTERRUPT




# PACKAGE DIMENSIONS (24 PIN QFN - 4 X 4 X 0.9 mm)



Note: The control dimension is in millimeter.

| SYMBOL   | INCHES    |       | MILLIMETERS |      |
|----------|-----------|-------|-------------|------|
|          | MIN       | MAX   | MIN         | MAX  |
| A        | -         | 0.039 | -           | 1.00 |
| A1       | 0.000     | 0.002 | 0.00        | 0.05 |
| A3       | 0.006     | 0.010 | 0.15        | 0.25 |
| $\theta$ | 0         | 14°   | 0           | 14°  |
| D        | 0.154     | 0.161 | 3.90        | 4.10 |
| D2       | 0.087     | 0.102 | 2.20        | 2.60 |
| b        | 0.007     | 0.012 | 0.18        | 0.30 |
| e        | 0.020 BSC |       | 0.50 BSC    |      |
| L        | 0.012     | 0.020 | 0.30        | 0.50 |
| k        | 0.008     | -     | 0.20        | -    |

## PACKAGE DIMENSIONS (24 PIN TSSOP - 4.4 mm)



Note: The control dimension is in millimeter.

| SYMBOL   | INCHES     |       | MILLIMETERS |      |
|----------|------------|-------|-------------|------|
|          | MIN        | MAX   | MIN         | MAX  |
| A        | 0.031      | 0.047 | 0.80        | 1.20 |
| A1       | 0.002      | 0.006 | 0.05        | 0.15 |
| A2       | 0.031      | 0.041 | 0.80        | 1.05 |
| b        | 0.007      | 0.012 | 0.19        | 0.30 |
| C        | 0.004      | 0.008 | 0.09        | 0.2  |
| D        | 0.303      | 0.311 | 7.70        | 7.90 |
| E        | 0.240      | 0.264 | 6.10        | 6.70 |
| E1       | 0.169      | 0.177 | 4.30        | 4.50 |
| e        | 0.0256 BSC |       | 0.65 BSC    |      |
| L        | 0.018      | 0.030 | 0.45        | 0.75 |
| $\alpha$ | 0°         | 8°    | 0°          | 8°   |

**REVISION HISTORY**

| DATE           | REVISION | DESCRIPTION      |
|----------------|----------|------------------|
| September 2011 | 1.0.0    | Final Datasheet. |

**NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2011 EXAR Corporation

Datasheet September 2011.

Send your UART technical inquiry with technical details to hotline: [uarttechsupport@exar.com](mailto:uarttechsupport@exar.com).

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.