
Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage (V _{CC})	
Input Voltage (V _{IN})	
LVDS Output Current (I _{OUT})	±10 mA
Termination Current (Source or Sink Current on VT) (I _{VT})	

Operating Ratings ‡

Supply Voltage Range (V_{CC}).....+2.375V to +2.675V

† Notice: Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

‡ Notice: The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: V _{CC} = 2.5V ±5%; T _A = -40°C to +85°C, unless otherwise stated. (Note 1)								
Parameter	Symbol	Min.	Тур.	Typ. Max. Units Co		Conditions		
Power Supply Current	I _{CC}	_	50	70	mA	No load.		
Input Resistance (IN-to-VT)	R _{IN}	45	50	55	Ω	_		
Differential Input Resistance (IN-to-/IN)	R _{DIFF_IN}	90	100	110	Ω	_		
Input High Voltage (IN, /IN)	V _{IH}	1.2	_	V _{CC}	V	_		
Input Low Voltage (IN, /IN)	V_{IL}	0	_	V _{IH} - 0.1	V	_		
Input Voltage Swing (IN, /IN)	V _{IN}	0.1	_	V _{CC}	V	Note 2		
Differential Input Voltage Swing IN – /IN	V _{DIFF_IN}	0.2	_	_	V	Note 2		
Voltage from IN or /IN to VT	IN-to-VT	_	_	1.8	V	_		

Note 1: The circuit is designed to meet the DC specifications show in the table above after thermal equilibrium has been established.

2: See Figure 5-1 and Figure 5-2 for V_{IN} and V_{DIFF} IN definitions.

LVDS OUTPUTS DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: V_{CC} = 2.5V ±5%; T_A = -40°C to +85°C; R_L = 100 Ω across Q and /Q, unless otherwise stated. (Note 1)

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Output High Voltage (Q, /Q)	V _{OH}	_	_	1.475	V	Note 3
Output Low Voltage (Q, /Q)	V_{OL}	0.925	_	_	V	Note 3
Output Voltage Swing (Q, /Q)	V _{OUT}	250	350		mV	Note 2
Differential Output Voltage Swing Q – /Q	V _{DIFF_OUT}	500	700		mV	Note 2
Output Common Mode Voltage	V _{OCM}	1.125	_	1.275	٧	Note 4
Change in Output Common Mode Voltage	ΔV _{OCM}	-50	_	50	mV	Note 4

- **Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
 - 2: See Figure 5-1 and Figure 5-2 for V_{OUT} and $V_{DIFF\ OUT}$ definitions.
 - 3: See Figure 8-1.
 - 4: See Figure 8-2.

LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{CC} = 2.5V \pm 5\%$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$; unless otherwise stated. (Note 1)								
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions		
Input High Voltage	V _{IH}	2.0	_	V _{CC}	V	_		
Input Low Voltage	V_{IL}	0	_	0.8	V	_		
Input High Current	I _{IH}	-125	_	40	μA	_		
Input Low Current	Ι _{ΙL}	-300	_	_	μA	_		

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: V_{CC} = 2.5V ±5%; T_A = -40°C to +85°C; R_L = 100 Ω across Q and /Q, unless otherwise stated. (Note 1)

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Maximum Operating	f	3.2	_	_	Gbps	NRZ Data
Frequency	f _{MAX}	_	4	_	GHz	Clock, V _{OUT} ≥ 200 mV
Differential Propagation Delay	+	310	410	510	ps	IN-to-Q
Differential Propagation Delay	t _{pd}	200	400	700	ps	SEL-to-Q
Input-to-Input Skew	+	_	5	20	ps	Note 2
Part-to-Part Skew	t _{SKEW}	_	_	200	ps	Note 3
Data, Random Jitter		_	_	1	ps _{RMS}	Note 4
Data, Deterministic Jitter		_	_	10	ps _{PP}	Note 5
Clock, Total Jitter	t	_	_	10	ps _{PP}	Note 6
Clock, Cycle-to-Cycle Jitter	^t JITTER	_	_	1	ps _{RMS}	Note 7
Crosstalk-Induced Jitter Adjacent Channel		_	_	0.7	ps _{RMS}	Note 8
Output Rise/Fall Time (20% to 80%)	t _r /t _f	35	80	150	ps	At full output swing.

- **Note 1:** Measured with 100 mV input swing. See Figure 4-1 for definition of propagation delay parameters. High-frequency AC parameters are guaranteed by design and characterization.
 - 2: Input-to-input skew is the difference in propagation delay between any two inputs to the output under identical conditions.
 - **3:** Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
 - **4:** Random jitter is measured with a K28.7 comma detect character pattern, measured at 1.25 Gbps and 3.2 Gbps.
 - **5:** Deterministic jitter is measured at 1.25 Gbps and 3.2 Gbps, with both K28.5 and 2^{23} –1 PRBS pattern.
 - **6:** Total jitter definition: with an ideal clock input of frequency ≤ f_{MAX}, no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.
 - 7: Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, T_n-T_{n-1} where T is the time between rising edges of the output signal.
 - **8:** Crosstalk is measured at the output while applying two similar frequencies to adjacent inputs that are asynchronous with respect to each other at the inputs.

SY89544U

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Ambient Temperature Range	T _A	-4 0	_	+85	°C	_
Storage Temperature Range	T _S	-65	_	+150	°C	_
Maximum Junction Temperature	T _J	_	_	+125	°C	_
Lead Temperature	_	_	_	+260	°C	Soldering, 20s
Package Thermal Resistances (Note 2	2)					
	$\theta_{\sf JA}$	_	35	_	°C/W	Still-Air
Thermal Resistance QFN-32	$\theta_{\sf JA}$	_	28	_	°C/W	500 lfpm
	Ψ_{JB}	_	20	_	°C/W	Junction-to-Board

- Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A , T_J , θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.
 - 2: Package thermal resistance assumed exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. Ψ_{JB} uses 4-layer θ_{JA} in still-air unless otherwise stated.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

 V_{CC} = 2.5V, T_A = +25°C, R_L = 100 Ω across Q and /Q, unless otherwise stated.




FIGURE 2-1: 200 MHz Output.




FIGURE 2-2: 2.5 GHz Output.




FIGURE 2-3: OC-12 Mask (2²³–1 PRBS).




FIGURE 2-4: 1xFC Mask (2²³–1 PRBS).




FIGURE 2-5: 1xGBE Mask (2²³–1 PRBS).




FIGURE 2-6: 2xFC Mask (2²³–1 PRBS).

 V_{CC} = 2.5V, T_A = +25°C, R_L = 100 Ω across Q and /Q, unless otherwise stated.




FIGURE 2-7: 2xGBE Mask (2²³–1 PRBS).




FIGURE 2-8: 3.2 Gbps Eye (2²³–1 PRBS).

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Description
4, 2, 32, 30, 27, 25, 23, 21	INO, /INO IN1, /IN1 IN2, /IN2 IN3, /IN3	Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept AC- or DC-coupled signals as small as 100 mV. Each pin of a pair internally terminates to a VT pin through 50Ω . Note that these inputs will default to an indeterminate state if left open. Unused differential input pairs can be terminated by connecting one input to VCC and the complementary input to GND through a 1 k Ω resistor. The VT pin is to be left open in this configuration. Please refer to the Input Interface Applications section for more details.
3, 31 26, 22	VT0, VT1, VT2, VT3	Input Termination Center-Tap: Each side of the differential input pair, terminates to a VT pin. The VT0, VT1, VT2, VT3 pins provide a center-tap to a termination network for maximum interface flexibility. See the Input Interface Applications section for more details.
6, 19	SEL0, SEL1	These single-ended TTL-/CMOS-compatible inputs select the inputs to the multiplexers. Note that these inputs are internally connected to a 25 k Ω pull-up resistor and will default to a logic HIGH state if left open. Input switching threshold is $V_{CC}/2$.
1, 5, 8, 17, 20, 24, 28, 29	VCC	Positive Power Supply: Bypass with 0.1 μ F 0.01 μ F low ESR capacitors. The 0.01 μ F capacitor should be as close to a VCC pin as possible.
10, 11	Q, /Q	Differential Outputs: This LVDS output pair is the output of the device. It is a logic function of the IN0, IN1, IN2, IN3, SEL0, and SEL1 inputs. Please refer to Table 3-2 for details.
7, 9, 12, 13, 16, 18	GND, Exposed Pad	Ground: Ground pin and exposed pad must be connected to the same ground plane.
14,15	NC	No connect (unused pins).

TABLE 3-2: TRUTH TABLE

IN0	IN1	IN2	IN3	SEL0	SEL1	Q	/Q
0	Х	Х	Х	0	0	0	1
1	Х	Х	Х	0	0	1	0
Х	0	Х	Х	1	0	0	1
Х	1	Х	Х	1	0	1	0
Х	Х	0	Х	0	1	0	1
Х	Х	1	X	0	1	1	0
Х	Х	Х	0	1	1	0	1
Х	Х	Х	1	1	1	1	0

4.0 TIMING DIAGRAM




FIGURE 4-1: Timing Diagram.

5.0 SINGLE-ENDED AND DIFFERENTIAL SWINGS




FIGURE 5-1: Single-Ended Voltage Swing.




FIGURE 5-2: Differential Swing.

6.0 INPUT STAGE




FIGURE 6-1: Simplified Differential Input Stage.

7.0 INPUT INTERFACE APPLICATIONS




FIGURE 7-1: (DC-Coupled).




FIGURE 7-2: C (AC-Coupled).




FIGURE 7-3: (DC-Coupled).





FIGURE 7-4: LVI (AC-Coupled).



oupled).

8.0 LVDS OUTPUTS

LVDS specifies a small swing of 350 mV typical, on a nominal 1.2V common mode above ground. The common mode voltage has tight limits to permit large variations in ground between an LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




FIGURE 8-1: LVDS Differential Measurement.




FIGURE 8-2: LVDS Common Mode Measurement.

9.0 PACKAGING INFORMATION

9.1 Package Marking Information

32-Pin QFN*



Example



Legend: XX...X Product code or customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

(e3) Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

ullet, lacktriangle, lacktriangle Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (_) and/or Overbar (¯) symbol may not be to scale.

TITLE

32 LEAD QFN 5x5mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN

DRAWING # QFN55-32LD-PL-1 UNIT MM 5.00±0.05 -0.50 BSC PIN #1 ID R0.20 0.25±0.05 -PIN 1 DOT BY MARKING UUUUUU \subset 3.10±0.05 \subset 5.00±0.05 \subset \supset \subset nnnnnn 0.40 ± 0.05 3.10±0.05 BOTTOM VIEW TOP VIEW NOTE: 1, 2, 3 0.50±0.02 0.85±0.05 BSC △ 0.05 C 0-0-0-0-0-0: SEATING PLANE 0.203 REF 0.50 0.00~0.05 0.23±0.02 SIDE VIEW 3,40±0,02 4.20±0.05 NOTE:

1. MAX PACKAGE WARPAGE IS 0.05 MM
2. MAX ALLDWABLE BURR IS 0.07 MM
3. PIN #1 IS ON TOP WILL BE LASER MARKED
4. RED CIRCLE IN LAND PATTERN INDICATE THEMMAL VIA SIZE SHOULD BE 0.30-0.35M IN DIAMETE AND SHOULD BE CONNECTED TO GND FOR MAX THEMMAL PERFORMANCE 5. GREEN RECTANGLES (SHADED AREA) INDICATE SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE 0.87x0.87 MM IN SIZE, 1.07 MM PITCH.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

APPENDIX A: REVISION HISTORY

Revision A (March 2019)

- Converted Micrel document SY89544U to Microchip data sheet DS20006174A.
- Fixed an error in the Package Type image where Pin 2 and Pin 4 were swapped.
- · Minor text changes throughout.

SY89544U

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	<u>X</u>	X	x	-XX	Ex	ampl	es:	
Device	Ţ	T Package	Temperature Range	Special Processing	a)	SY	89544UMG:	2.5V, 3.2 Gbps, Differential 4:1 LVDS Multiplexer with Internal Termination, 2.5V, 32-Lead 5 mm x 5 mm QFN, -40°C to
Device:	SY89544:		2 Gbps, Differentia ker with Internal T					+85°C (Pb-Free NiPdAu), 60/Tube
Voltage Option:	U =	2.5V			(b)	SY	89544UMG-TR:	2.5V, 3.2 Gbps, Differential 4:1 LVDS Multiplexer with Internal Termination,
Package:	M =	32-Lead 5	mm x 5 mm QFN					2.5V, 32-Lead 5 mm x 5 mm QFN, -40°C to +85°C (Pb-Free NiPdAu),
Temperature Range:	G =	–40°C to +	-85°C (Pb-Free N	iPdAu)				1,000/Tube
Special Processing:	 dlank>= TR =	60/Tube 1,000/Ree	d		No	te 1:	catalog part numb used for ordering the device packag	entifier only appears in the ier description. This identifier is purposes and is not printed on je. Check with your Microchip ackage availability with the tion.

SY89544U

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4278-3

© 2019 Microchip Technology Inc.

DS20006174A-page 21



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Downloaded from Arrow.com.