

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

| SEL2 | SEL1 | SEL0 | Q | /Q |
|------|------|------|-----|------|
| L | L | L | IN0 | /INO |
| L | L | Н | IN1 | /IN1 |
| L | Н | L | IN2 | /IN2 |
| L | Н | Н | IN3 | /IN3 |
| Н | L | L | IN4 | /IN4 |
| Н | L | Н | IN5 | /IN5 |
| Н | Н | L | IN6 | /IN6 |
| Н | Н | Н | IN7 | /IN7 |

PACKAGE/ORDERING INFORMATION



Ordering Information⁽¹⁾

| Part Number | Package Type | Operating Range | Package Marking | Lead Finish |
|-----------------------------|-----------------|--------------------|------------------------------------------|---------------------|
| SY58037UMY | QFN-44 | Industrial | SY58037U with Pb-Free bar-line indicator | Pb-Free Matte-Sn |
| SY58037UMYTR ⁽²⁾ | QFN-44 | Industrial | SY58037U with Pb-Free bar-line indicator | Pb-Free Matte-Sn |

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC electricals only.
- 2. Tape and Reel.

44-Pin QFN

PIN DESCRIPTION

| Pin Number | Pin Name | Pin Function |
|--------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 20, 18, 16, 14, 13, 11, 9, 7, 5, 3, 1, 43, 42, 40, 38, 36 | IN0, /IN0, IN1, /IN1, IN2, /IN2, IN3, /IN3, IN4, /IN4, IN5,/IN5, IN6, /IN6, IN7, /IN7 | Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept AC or DC-coupled signals as small as 100mV. Each pin of a pair internally terminates to a VT pin through 50Ω . Note that these inputs will default to an indeterminate state if left open. Please refer to the "Input Interface Applications" section for more details. |
| 19,15, 12, 8, 4, 44, 41, 37 | VT0, VT1 VT2, VT3, VT4, VT5, VT6, VT7 | Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT pins provide a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" section for more details. |
| 17, 10, 2 39 | VREF-AC0, VREF-AC1, VREF-AC2, VREF-AC3 | Reference Voltage: This output biases to V_{CC} –1.2V. It is used when AC coupling the inputs (IN, /IN). For AC-coupled applications, connect VREF_AC to the VT pin and bypass with a 0.01 μ F low ESR capacitor to V_{CC} . See "Input Interface Applications" section for more details. |
| 21, 22, 35 | SEL0, SEL1, SEL2 | The TTL/CMOS-compatible inputs select the inputs to the multiplexer. Note that this input is internally connected to a 25k Ω pull-up resistor and will default to a logic HIGH state if left open. |
| 24, 27, 29, 32 | VCC | Positive Power Supply. Bypass with $0.1\mu F \mid 0.01\mu F$ low ESR capacitors as close to each VCC pin. |
| 25, 26, 30, 31 | Q0,/Q0, Q1,/Q1 | Differential Outputs: These CML output pairs are the outputs of the device. Please refer to the truth table below for details. Unused output pairs may be left open. Each output is designed to drive 400mV into 100Ω across each output pair. |
| 23, 28, 33 | GND, Exposed Pad | Ground. GND and exposed pad must both be connected to the most negative potential of chip ground. |

Absolute Maximum Ratings(1)

| Power Supply Voltage (V _{CC}) | 0.5V to +4.0V |
|---------------------------------------------|--------------------------|
| Input Voltage (V _{IN}) | –0.5V to V _{CC} |
| LVPECL Output Current (I _{OUT}) | |
| Continuous | 50mA |
| Surge | 100mA |
| Termination Current ⁽³⁾ | |
| Source or sink current on VT pin | ±100mA |
| Lead Temperature (soldering, 20 sec.). | 260°C |
| Storage Temperature Range (T _S) | –65°C to +150°C |

Operating Ratings⁽²⁾

| Power Supply Voltage (V _{CC}) | |
|---------------------------------------------|---------------|
| Ambient Temperature Range (T _A) | 40°C to +85°C |
| Package Thermal Resistance ⁽⁴⁾ | |
| QFN (θ _{JA}) | |
| Still-Air | 24°C/W |
| QFN (ψ _{JB}) Junction-to-board | 12°C/W |

DC ELECTRICAL CHARACTERISTICS(5)

 $T_A = -40$ °C to +85°C, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-------------------------|----------------------------------------------|---------------------------------|----------------------|----------------------|----------------------|-------|
| V_{CC} | Power Supply Voltage | V _{CC} = 2.5V. | 2.375 | 2.5 | 2.625 | V |
| | | V _{CC} = 3.3V. | 3.0 | 3.3 | 3.6 | V |
| I _{CC} | Power Supply Current | No load, max. V _{CC} . | | 145 | 200 | mA |
| R _{IN} | Input Resistance (IN-to-V _T) | | 40 | 50 | 60 | Ω |
| R _{DIFF_IN} | Differential Input Resistance (IN-to-/IN) | | 80 | 100 | 120 | Ω |
| V _{IH} | Input HIGH Voltage (IN-to-/IN) | | V _{CC} -1.2 | | V _{CC} | V |
| V _{IL} | Input LOW Voltage (IN-to-/IN) | | 0 | | V _{IH} -0.1 | V |
| V _{IN} | Input Voltage Swing (IN-to-/IN) | See Figure 1a. | 0.1 | | 1.7 | V |
| V _{DIFF_IN} | Differential Input Voltage Swing (IN-to-/IN) | See Figure 1b. | 0.2 | | | V |
| $\overline{V_{T_{IN}}}$ | IN to V _T (IN-to-/IN) | | | | 1.28 | V |
| V _{REF-AC} | Output Reference Voltage | | V _{CC} -1.3 | V _{CC} -1.2 | V _{CC} -1.1 | V |

Notes:

- 1. Permanent device damage may occur if ratings in the "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Due to the limited drive capability, use for input of the same package only.
- 4. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. Ψ_{JB} uses 4-layer θ_{JA} in still-air number unless otherwise stated.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

CML OUTPUT DC ELECTRICAL CHARACTERISTICS⁽⁷⁾

 V_{CC} = 2.5V ±5% or 3.3V ±10%; T_A = -40°C to +85°C; R_L = 100 Ω across each output pair, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------------|-----------------------------------------|----------------|------------------------|------------------------|-----------------|-------|
| V _{OH} | Output HIGH Voltage Q, /Q | | V _{CC} -0.040 | V _{CC} -0.010 | V _{CC} | V |
| V _{OUT} | Output Differential Swing Q, /Q | See Figure 1a. | 325 | 400 | | mV |
| V _{DIFF_OUT} | Differential Output Voltage Swing Q, /Q | See Figure 1b. | 650 | 800 | | mV |
| R _{OUT} | Output Source Impedance | | 40 | 50 | 60 | Ω |

LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS⁽⁷⁾

 V_{CC} = 2.5V $\pm 5\%$ or 3.3V $\pm 10\%;$ $T_A = -40^{\circ}C$ to +85°C, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------|--------------------|-----------|------|-----|-----------------|-------|
| V _{IH} | Input HIGH Voltage | | 2.0 | | V _{CC} | V |
| V _{IL} | Input LOW Voltage | | | | 0.8 | ٧ |
| I _{IH} | Input HIGH Current | | -125 | | 30 | μА |
| I _{IL} | Input LOW Current | | -300 | | | μΑ |

Note:

7. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS(8)

 V_{CC} = 2.5V ±5% or 3.3V ±10%; T_A = -40°C to +85°C, R_L = 100 Ω across each output pair or equivalent, unless otherwise stated.


| Symbol | Paramete | er | Condition | Min | Тур | Max | Units |
|---------------------------------|-----------------------|--------------------------------------------|-----------------------------------|--------|-------|---------|---------------------------------------|
| f _{MAX} | Maximum | Operating Frequency | NRZ data Clock | 5 4 | | | Gbps GHz |
| t _{pd} | Differentia | al Propagation Delay (IN-to-Q) | $V_{IN} \ge 100 \text{mV}$ | 240 | 35550 | 450 | ps |
| | | (SEL-to-Q) | | 100 | | 550 | ps |
| ∆t _{pd} Tempco | | al Propagation Delay ure Coefficient | | | 215 | | fs/°C |
| t _{SKEW} | | Output-to-Output Skew | Note 9 | | | 15 | ps |
| | | Part-to-Part Skew | Note 10 | | | 150 | ps |
| t _{JITTER} | Data | Random Jitter (RJ) | Note 11 | | | 1 | ps _{RMS} |
| | | Deterministic Jitter (DJ) | Note 12 | | | 10 | ps _{PP} |
| Ï | Clock | Cycle-to-Cycle Jitter Total Jitter (TJ) | Note 13 Note 14 | | | 1 10 | ps _{RMS} ps _{PP} |
| Ï | | Crosstalk-induced Jitter | Note 15 | | | 0.7 | ps _{RMS} |
| t _r , t _f | Output Rise/Fall Time | | At full output swing, 20% to 80%. | 20 | 40 | 70 | ps |


Notes:


- 8. High-frequency AC-parameters are guaranteed by design and characterization.
- 9. Output-to-output skew is measured between two different outputs under identical input transitions.
- 10. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs
- 11. Random jitter is measured with a K28.7 character pattern, measured at $\leq f_{MAX}$.
- 12. Deterministic jitter is measured at 2.5Gbps/3.2Gbps, with both K28.5 and 2²³–1 PRBS pattern.
- 13. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, $T_n T_{n-1}$ where T is the time between rising edges of the output signal.
- 14. Total jitter definition: with an ideal clock input of frequency ≤f_{MAX}, no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.
- 15. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other adjacent inputs.

TYPICAL OPERATING CHARACTERISTICS

 V_{CC} = 3.3V, GND = 0, V_{IN} = 100mV, T_A = 25°C, unless otherwise stated.









FUNCTIONAL CHARACTERISTICS

 $\rm V_{CC}$ = 3.3V, GND = 0, $\rm V_{IN}$ = 100mV, $\rm T_A$ = 25°C, unless otherwise stated.




TIME (200ps/div.)






TIME (100ps/div.)






TIME (50ps/div.)

200MHz Output (Q - /Q)



TIME (600ps/div.)

622MHz Output (Q - /Q)



TIME (100ps/div.)

SINGLE-ENDED AND DIFFERENTIAL SWINGS



Figure 1a. Single-Ended Voltage Swing




Figure 1b. Differential Voltage Swing

INPUT AND OUTPUT STAGES




Figure 2a. Simplified Differential Input Stage




Figure 2b. CML DC-Coupled (100 Ω Termination)




Figure 2c. CML AC-Coupled (50 Ω Termination)

INPUT INTERFACE APPLICATIONS




Figure 3a. LVPECL Interface (DC-Coupled)





Figure 3b. LVPECL Interface (AC-Coupled)



Option: May connect V_T to V_{CC} .

Figure 3c. CML Interface (DC-Coupled)




Figure 3d. CML Interface (AC-Coupled)





Figure 3e. LVDS Interface

RELATED MICREL PRODUCTS AND SUPPORT DOCUMENTATION

| Part Number | Function | Data Sheet Link |
|---------------|--------------------------------------------------------------------------------------|------------------------------------------------------------|
| SY58037U | Ultra Precision 8:1 MUX with Internal Termination and 1:2 CML Fanout Buffer | http://www.micrel.com/product-info/products/sy58037u.shtml |
| SY58038U | Ultra Precision 8:1 MUX with Internal Termination and 1:2 LVPECL Fanout Buffer | http://www.micrel.com/product-info/products/sy58038u.shtml |
| SY58039U | Ultra Precision 8:1 MUX with Internal Termination and 1:2 400mV LVPECL Fanout Buffer | http://www.micrel.com/product-info/products/sy58039u.shtml |
| HBW Solutions | New Products and Applications | www.micrel.com/product-info/products/solutions.shtml |

44-PIN QFN (QFN-44)



DIMENSIONS NOM 0.65 0,60 0.30 0.18 0.25 3,30 3,40 3,30 7.00 BS 7.00 BSC 0.20 MIN

PCB Thermal Consideration for 44-Pin QFN Package (Always solder, or equivalent, the exposed pad to the PCB)

Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated