SPECIFICATIONS (typical at 25°C unless otherwise specified)

| Parameter | SDC/RDC1740 | SDC/RDC1741 | SDC/RDC1742 | Units | Comments | Notes |
|----------------------------------|------------------|---------------------|----------------------|-------------------|---------------------------|-------|
| CONVERTER PERFORMANCE | | | | | | |
| Accuracy | ±5.3 max | ±15.3 max | ±8.5 max | arc min | | 1, 3 |
| Tracking Rate | 27 min | 18 min | ** | rev/s | | 4 |
| Resolution | 14 | 12 | ** | Bits | Output Coding Parallel | 1.00 |
| Resolution | (1 LSB = 1.3) | (1 LSB = 5.3) | ** | 2 | Natural Binary | |
| | arc min) | arc min) | | | Tuturur Dimiry | |
| Cinnal & Defenence Engagemen | 400 | * | * | Hz | Option X1Z | |
| Signal & Reference Frequency | 2.6 | * | * | kHz | Option X4Z | |
| B 135 CB 55 O | | * | * | LSB | Option A42 | 4 |
| Repeatability of Position Output | 1 | 1 | ** | | | 4 |
| Bandwidth | 130 | 150 | ** | Hz | | 4 |
| SIGNAL INPUT IMPEDANCE | | | | | | |
| 90V Signal | 200 | * | * | kΩ | Resistive Tolerance ±2% | 4 |
| 26V Signal | 57.7 | * | * | kΩ | | 4 |
| 11.8V Signal | 26 | * | * | kΩ | | 4 |
| | 120 | 1 | | | | |
| REFERENCE INPUTS | | | | | | |
| Reference Voltage | 11.8, 26, 115 | * | * | V rms | See Ordering | |
| Reference Impedance | | | | | Information | |
| 115V Ref | 120 | * | * | kΩ | Resistive Tolerance ±5% | 4 |
| 26V Ref | 27 | * | * | kΩ | | 4 |
| 11.8V Ref | 12.3 | * | * | kΩ | | 4 |
| ACCELERATION CONSTANT | 56000 | 80000 | ** | sec ⁻² | Symbol K _a | 4 |
| LARGE STEP RESPONSE | 85 typ | 60 typ | ** | ms | 179° Step for Settling to | 1, 3 |
| LARGE STEF RESPONSE | 100 max | 75 max | ** | ms | 1 LSB of Error | 1, 5 |
| POWER LINES | | | | | | |
| | 28 typ 35 max | * | * | mA | Quiescent Condition | 1, 3 |
| $+V_S = +15V$ | | * | * | | Quiescent Condition | 1, 3 |
| $-V_s = -15V$ | 28 typ 35 max | | | mA | | |
| $V_L = +5V$ | 35 typ 56 max | * | * | mA | Quiescent Condition | 1, 3 |
| Power Dissipation | 1.4 max | * | * | W | | |
| DIGITAL INPUTS (INHIBIT, | | | | | | |
| ENABLE L, ENABLE M) | | | | | | |
| V (Input High) | 2 min | * | * | V dc | $V_L = +5V$ | 1, 3 |
| V (Input Low) | 0.7 max | * | * | V dc | $V_L = +5V$ | 1, 3 |
| I (Input High) | 20 max | * | * | μА | $V_{IH}=2.4V$ | 1, 3 |
| | -400 max | * | * | μΑ | $V_{IL}=0.4V$ | 1, 3 |
| I (Input Low) | | | | - | V _{IL} -0.44 | |
| ENABLE AND DISABLE TIME | 80 max | * | * | ns | | 2, 4 |
| INHIBIT | | | 84 | | | |
| Sense | Logic Low | * | * | | | |
| | to INHIBIT | * | * | | | |
| Time to Data Stable (after | | | | | | |
| Negative-Going Edge | | | | | | |
| of INHIBIT) | 640 max | * | * | ns | | 4 |
| BUSY OUTPUT | | 1 | | | | |
| Sense | Active Logic Hig | h when converter p | ocition output chan | l ging | | |
| | | dge 50ns before cha | | | | 2.74 |
| Timing | Positive going e | dge 30ns before cha | inge in position out | put. | | |
| Width | 100 | | | | | 1 |
| | 400 typ | * | * | ns | | 1, 3 |
| | 200 min | * | * | ns | | 1, 3 |
| | 600 max | * | * | ns | | 1, 3 |
| Load | 2 min | * | * | TTL | | 4 |
| DIGITAL OUTPUTS | | | | | | |
| Voltage Levels | | | | | | |
| Logic High | 2.4 min | * | * | V dc | $V_L = +5V$ | 1, 3 |
| | | | | | $I_{OH} = -240 \mu A$ | 386 |
| Logic Low | 0.4 max | * | * | V dc | $V_L = +5V$ | 1, 3 |
| Logic Low | V.T IIIAA | | | , ac | $I_{OL} = 9.6 \text{mA}$ | |
| | , | * | * | TTT | IOL-3.0IIIA | |
| Load | 6 max | 1 ^ | | TTL | | I |

| Parameter | SDC/RDC1740 | SDC/RDC1741 | SDC/RDC1742 | Units | Comments | Notes |
|--------------------------------|---------------------------------|-------------|-------------|-------|-------------|-------|
| OPERATING TEMPERATURE RANGE | | | | | | |
| Option 5YZ | 0 to + 70 | * | * | °C | | |
| Option 4YZ | -55 to +125 | * | * | °C | | |
| DIMENSIONS | 1.74×1.14×0.28 | * | * | Inch | See Package | 4 |
| | $(44.2 \times 28.9 \times 7.1)$ | * | * | mm | Information | |
| WEIGHT | 0.86 max | * | * | oz | | 4 |
| | 25 max | * | * | grams | | |

NOTES

²ENABLE M enables most significant 8 bits.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

| $+V_S^{-1}$ to GND |
|---|
| $-V_S$ to GND |
| $+V_L^2$ to GND+7V dc |
| Reference Input HI to GND ±350V dc |
| Reference Input LO to GND ±350V dc |
| Common Mode Range |
| S1, S2, S3, S4 to GND ±350V dc |
| Any Logical Input to GND -0.4 V to $+$ V _L |
| Case to GND |
| Storage Temperature Range65°C to +150°C |


CAUTION:

NOTE

Absolute maximum ratings are those values beyond which damage to the device may occur.

ORDERING INFORMATION

For full definition, the converter part number should be suffixed by an option code. All the standard options and their option codes are shown below. For options not shown, please consult Analog Devices.



¹Specified over the appropriate operating temperature range and for: (a) $\pm 10\%$ signal and reference amplitude variation; (b) $\pm 10\%$ signal and reference harmonic distortion; (c) $\pm 5\%$ power supply variation; (d) $\pm 10\%$ variation in reference frequency.

ENABLE L enables least significant 4 bits (or 6 bits for SDC/RDC1740).

³100% tested at nominal values of power supplies, input signal voltages and operating frequency.

⁴Guaranteed by design.

^{*}Specifications same as SDC/RDC1740.

^{**}Specifications same as SDC/RDC1741.

 $^{^1\}mathrm{Correct}$ polarity voltages must be maintained on the $+V_S$ and $-V_S$ pins. $^2\mathrm{The}$ +5V power supply must never go below GND potential.

PIN CONFIGURATION

| (MSB) BIT 1 | ① | | 32) | +V _L |
|-------------------|-----|----------------------------|-----|-----------------|
| BIT 2 | 2 | | 31) | -V _s |
| BIT 3 | 3 | | 30 | 0V GND |
| BIT 4 | 4 | | 29 | +V _s |
| BIT 5 | (5) | | 28 | INHIBIT |
| BIT 6 | 6 | | 27 | BUSY |
| BIT 7 | 0 | | 26) | ENABLE M |
| BIT 8 | 3 | SDC/RDC 1740/1741/1742 | 25) | ENABLE L |
| ВІТ 9 | 9 | TOP VIEW (Not to Scale) | 24 | N/C |
| BIT 10 | 100 | | 23) | CASE |
| BIT 11 | 111 | | 22 | N/C |
| BIT 12 | 12 | | 21 | N/C |
| SEE NOTE 2 BIT 13 | 13) | | 20 | S1 |
| BIT 14 | 14 | | 19 | S2 |
| I/P REFERENCE LO | 15 | | 18 | S3 |
| I/P REFERENCE HI | 16 | | 17) | SEE NOTE 1 |
| | | | | I |

NOTE 1. FOR THE RESOLVER OPTION PIN 17 IS S4 FOR THE SYNCHRO OPTION PIN 17 IS NOT CONNECTED.

NOTE 2. FOR THE 1741 AND 1742 PINS 13 AND 14 ARE NOT CONNECTED.

| Bit Number | Weight in Degrees | | |
|------------------------|-------------------|--|--|
| 1 (MSB) | 180.0000 | | |
| 2 | 90.0000 | | |
| 3 | 45.0000 | | |
| 4 | 22.5000 | | |
| 5 | 11.2500 | | |
| 6 | 5.6250 | | |
| 7 | 2.8125 | | |
| 8 | 1.4063 | | |
| 9 | 0.7031 | | |
| 10 | 0.3516 | | |
| 11 | 0.1758 | | |
| 12 (LSB for 1741/1742) | 0.0879 | | |
| 13 | 0.0439 | | |
| 14 (LSB for 1740) | 0.0220 | | |

Table I. Bit Weight Table

PIN FUNCTION DESCRIPTION

| Pin | Mnemonic | Description |
|----------|----------------------|---|
| 1-14 | Bit 1-14 (1740) | Parallel output data bits. |
| 1-12 | Bit 1-12 (1741/1742) | |
| 15 16 | REF LO REF HI | Input pins for the reference signal |
| 17 | S4 OR N/C | S4 signal input for Resolver |
| 18 | S3 | option. N/C for Synchro option. |
| 19 20 | S2 S1 | Synchro/Resolver input signals. |
| 21 | N/C | No Connection. |
| 22 | N/C | No Connection. |
| 23 | CASE | Should be connected to 0V GND. |
| 24 | N/C | No Connection. |
| 25 | ENABLE L | ENABLE L enables the 6 or 4 least significant bits. |
| 26 | ENABLE M | ENABLE M enables the 8 most significant bits. Logic High sets the output data bits to a high impedance state; a Logic Low presents the data in the latches to the output pins. |
| 27 | BUSY | Converter busy. A Logic High output indicates that the output latches are being updated and data should not be transferred. |
| 28 | INHIBIT | Logic Low inhibits the data transfer from the counter to the output latches. |
| 29 | $+V_S$ | Main positive power supply. |
| 30 | 0V GND | Power supply ground. |
| 31 | $-V_s$ | Main negative power supply. |
| 32 | $+V_L$ | Logic power supply. |




Figure 1. Functional Diagram of the SDC/RDC1740/1741/1742

THEORY OF OPERATION

In the synchro-to-digital converter configuration, the 3-wire synchro output should be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format, i.e.,

 $V_1 = K E_O \sin \omega t \sin \theta$ (SIN) $V_2 = K E_O \sin \omega t \cos \theta$ (COS)

where θ is the angle of the synchro shaft.

In the resolver-to-digital converter configuration, the 4-wire resolver output should be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, then assume that the current word state of the up-down counter is ϕ .

 V_1 is multiplied by COS ϕ and V_2 is multiplied by SIN ϕ to give:

 $K~E_O~\sin~\omega t~\sin~\theta~\cos~\varphi$ and $K~E_O~\sin~\omega t~\cos~\theta~\sin~\varphi.$

These signals are subtracted by the error amplifier to give:

K $E_O \sin \omega t (\sin \theta \cos \varphi - \cos \theta \sin \varphi)$ or K $E_O \sin \omega t \sin (\theta - \varphi)$.

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null $\sin (\theta - \phi)$. The digital output (counter ϕ), then represents the synchro/resolver shaft angle θ within the specified accuracy of the converter.

INHIBIT INPUT

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a busy pulse to refresh the output data.

ENABLE INPUTS

The ENABLE inputs determine the state of the output data. A Logic High maintains the output data pins in the high impedance condition, and application of a Logic Low presents the data in the latches to the output pins. ENABLE M enables the most significant 8 bits, while ENABLE L, enables the least significant 4 bits (6 bits in the SDC/RDC1740). The operation of the ENABLE inputs has no effect on the conversion process.

DATA TRANSFER

Data transfer can be accomplished using either the INHIBIT input or the trailing edge, positive to negative transition of the BUSY pulse output.

The data will be valid 640ns after the application of a Logic Lo to the $\overline{\text{INHIBIT}}$ input. This is regardless of the time when the $\overline{\text{INHIBIT}}$ is applied and allows time for an active busy pulse to clear. By using the $\overline{\text{ENABLE M}}$ and $\overline{\text{ENABLE L}}$ inputs the two bytes of data can be transferred after which the $\overline{\text{INHIBIT}}$ should be returned to a Logic Hi state to enable the output latches to be updated.




Figure 2. Timing Diagram

BUSY OUTPUT

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL levels. A BUSY is initiated each time the input moves by an analog equivalent of an LSB and the internal counter is incremented or decremented or the INHIBIT input is released.

Typically the width of the BUSY pulse is 400ns during the position data output updates. The trailing edge, positive to negative transition, of the BUSY pulse indicates that the position data output has been updated and is ready for transfer (data valid). The maximum load on the BUSY output using the trailing edge of the BUSY pulse is 2 TTL loads.

CONNECTING THE CONVERTER

The power supply voltages connected to $+V_S$ and $-V_S$ pins should be $\pm 15V$ and must not be reversed. The digital logic supply V_T is connected to +5V.

It is suggested that a parallel combination of a 0.1µF ceramic and a 6.8µF electrolytic capacitor is placed from each of the three supply pins to GND.

The pin marked CASE is connected electrically to the case and should be taken to a convenient zero volt potential in the system.

The digital output is taken from Pin 1 through to Pin 12 for the SDC/RDC1741/1742 and Pin 1 through to Pin 14 for the SDC/RDC1740 where Pin 1 is the MSB.

The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to S1, S2 and S3 according to the following convention:

$$E_{S1-S3} = E_{RLO-RHI} \sin \omega t \sin \theta$$

 $E_{S3-S2} = E_{RLO-RHI} \sin \omega t \sin (\theta + 120^\circ)$

 $E_{S2-S1} = E_{RI,O-RHI} \sin \omega t \sin (\theta + 240^{\circ})$

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:

$$E_{S1-S3} = E_{RLO-RHI} \sin \omega t \sin \theta$$

 $E_{S2-S4} = E_{RHI-RLO} \sin \omega t \cos \theta$

The BUSY, INHIBIT and ENABLE pins should be connected as described under the heading Data Transfer.

RESISTIVE SCALING OF INPUTS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any change of input signal and reference voltages.

This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.

Note: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling.

To calculate the values of the external scaling resistors in the case of a synchro converter, add $1.11k\Omega$ per extra volt of signal in series with S1, S2 and S3 and $1k\Omega$ per extra volt of reference

in series with RHI. In the case of a resolver-to-digital converter, add $2.22k\Omega$ in series with S1 and S2 per extra volt of signal and $1k\Omega$ per extra volt of reference in series with RHI.

DYNAMIC PERFORMANCE

The transfer function of the converter is given below.




Figure 3. Transfer Function of SDC/RDC1740/1741/1742

Open loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} \,=\, \frac{K_a}{S^2} \cdot \frac{1 + ST_1}{1 + ST_2} \label{eq:theta_OUT}$$

Closed loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 \, + \, ST_1}{1 \, + \, ST_1 \, + \, \frac{S^2}{K_a} + \frac{S^3T_2}{K_a}}$$

Model SDC/RDC1740

Where $K_a = 56,000$

T1 = 0.01

T2 = 0.001525

The gain and phase diagrams are shown in Figures 4 and 5.

Model SDC/RDC1741/1742

Where $K_a = 80,000$

T1 = 0.0087

T2 = 0.001569

The gain and phase diagrams are shown in Figures 6 and 7.

ACCELERATION ERROR

A tracking converter employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant K_a of the converter.

$$K_a = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator have the same units. K_a does not define maximum acceleration, only the error due to acceleration, maximum acceleration is in the region of 5 times the K_a figure. The following is an example using the K_a of the SDC1740.

Acceleration of 50 revolutions sec^{-2} with $K_a = 56000$

Error in LSBs =
$$\frac{50 \times 16384}{56000}$$
 = 14.62LSBs




Figure 4. SDC/RDC1740 Gain Plot




Figure 6. SDC/RDC1741/1742 Gain Plot




Figure 5. SDC/RDC1740 Phase Plot




Figure 7. SDC/RDC1741/1742 Phase Plot




Figure 8. SDC/RDC1740/41/42 MTBF Curve


RELIABILITY

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217E, Figure 8 shows the MTBF in years versus case temperature in naval sheltered conditions for SDC/RDC1740/41/42.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



STANDARD PROCESSING (5YZ OPTION)

As part of the standard manufacturing procedure, all converters receive the following processing:

Process

Conditions

1. Preseal Burn In 2. Precap Visual Inspection 64 hrs at +125°C

3. Seal Test, Fine and Gross

In-house criteria In-house criteria

4. Final Electrical Test

Performed at +25°C

Extended temperature range versions receive additional

processing as follows:

Final Electrical Test

Performed at max and min operating temperatures

OTHER PRODUCTS

Many other hybrid products concerned with the conversion of synchro data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

The SDC/RDC1767 and SDC/RDC1768 are hybrid synchroto-digital converters with isolating microtransformers similar to the SDC/RDC1740/41/42 described on this data sheet with the additional features of analog velocity output and dc error

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts, over a frequency range of 0 to 10kHz.

The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output hybrid digital-to-resolver converters. The accuracies available are ±2 and ±4 arc mins, and the outputs can supply 2VA at 7V rms.

PROCESSING FOR HIGH RELIABILITY

| +150°C |
|---------------|
| |
| |
| |
| |
| $T_{ambient}$ |
| |
| |
| |

NOTE

Test and screening data can be supplied. Further information on request.