Absolute Maximum Ratings (Note 1)

Supply Voltage ($V_{V+} - V_{V-}$) 15V
Differential Input Voltage ($V_{IN+} - V_{IN-}$) ..... $\pm(V_{V+} - V_{V-})$
I/O Pin Voltage (V_{IN}, V_{OUT}), **Note 2**
..... V_{V+} + 0.3V to V_{V-} – 0.3V
Junction Temperature (T_J) ..... +150°C
Storage Temperature ..... –65°C to +150°C
Lead Temperature (soldering, 10 sec.) ..... 260°C
ESD, **Note 5** 2kV

Operating Ratings (Note 1)

Supply Voltage ($V_{V+} - V_{V-}$) ..... 2.7V to 12V
Ambient Temperature (T_A) ..... –40°C to +85°C
Junction Temperature (T_J) ..... –40°C to +125°C
Max. Junction Temperature ($T_{J(max)}$), **Note 3** ..... +125°C
Package Thermal Resistance (θ_{JA}), **Note 4** ..... 325°C/W
Max. Power Dissipation ..... **Note 3**

Electrical Characteristics (2.7V)

V+ = +2.7V, V– = 0V, $V_{CM} = V_{OUT} = V+/2$; R_L = 1MΩ; T_J = 25°C, **bold** values indicate –40°C ≤ T_J ≤ +85°C; unless noted

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
V_{OS}	Input Offset Voltage		0.11		6		9	mV
TCV_{OS}	Input Offset Voltage Average Drift		1.0					µV/°C
I_B	Input Bias Current		1.0		**64**		**64**	pA
I_{OS}	Input Offset Current		0.5		**32**		**32**	pA
R_{IN}	Input Resistance		>1					TΩ
CMRR	Common-Mode Rejection Ratio	0V ≤ V_{CM} ≤ 2.7V, **Note 6**	70	50		50		dB
V_{CM}	Input Common-Mode Voltage	input low, CMRR ≥ 50dB	–0.3		0.0		0.0	V
		input high, CMRR ≥ 50dB	3.0	2.7		2.7		V
PSRR	Power Supply Rejection Ratio	V+ = 1.35V to 1.65V, V– = –1.35V to –1.65V, V_{CM} = 0	60	50		45		dB
C_{IN}	Common-Mode Input Capacitance		3					pF
V_O	Output Swing	output high, R_L = 10k	2.699	2.64		2.64		V
		output low, R_L = 10k	0.001		0.06		0.06	V
		output high, R_L = 2k	2.692	2.6		2.6		V
		output low, R_L = 2k	0.008		0.1		0.1	V
I_S	Supply Current	$V_{OUT} = V+/2$	0.5		0.81 **0.95**		0.81 **0.95**	mA mA
SR	Slew Rate		0.4					V/µs
GBW	Gain-Bandwidth Product		0.5					MHz

Electrical Characteristics (3.0V)

V+ = +3.0V, V– = 0V, $V_{CM} = V_{OUT} = V+/2$; R_L = 1MΩ; T_J = 25°C, **bold** values indicate –40°C ≤ T_J ≤ +85°C; unless noted

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
V_{OS}	Input Offset Voltage		0.11		4 **6**		7 **9**	mV mV
TCV_{OS}	Input Offset Voltage Average Drift		1.0					µV/°C
I_B	Input Bias Current		1.0		**64**		**64**	pA
I_{OS}	Input Offset Current		0.5		**32**		**32**	pA
R_{IN}	Input Resistance		>1					TΩ

Downloaded from Arrow.com.

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
CMRR	Common-Mode Rejection Ratio	0V ≤ V_{CM} ≤ 3.0V, **Note 6**	74	60		60		dB
V_{CM}	Input Common-Mode Voltage	input low, CMRR ≥ 50dB	–0.3		0		0	V
		input high, CMRR ≥ 50dB	3.3	3.0		3.0		V
PSRR	Power Supply Rejection Ratio	V+ = 1.5V to 6.0V, V– = –1.5V to –6.0V, V_{CM} = 0	80	68		60		dB
C_{IN}	Common-Mode Input Capacitance		3					pF
V_{OUT}	Output Swing	output high, R_L = 2k	2.992	2.9		2.9		V
		output low, R_L = 2k	0.008		0.1		0.1	V
		output high, R_L = 600Ω	2.973	2.85		2.85		V
		output low, R_L = 600Ω	0.027		0.15		0.15	V
I_S	Supply Current		0.5		0.81 **0.95**		0.81 **0.95**	mA mA

Electrical Characteristics—DC (5V)

V+ = +5.0V, V– = 0V, V_{CM} = 1.5V, V_{OUT} = V+/2; R_L = 1MΩ; T_J = 25°C, **bold** values indicate –40°C ≤ T_J ≤ +85°C; unless noted

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
V_{OS}	Input Offset Voltage		0.11		3 **5**		7 **9**	mV mV
TCV_{OS}	Input Offset Voltage Average Drift		1.0					µV/°C
I_B	Input Bias Current		1.0		**64**		**64**	pA
I_{OS}	Input Offset Current		0.5		**32**		**32**	pA
R_{IN}	Input Resistance		>1					TΩ
CMRR	Common-Mode Rejection Ratio	0V ≤ V_{CM} ≤ 5V, **Note 6**	82	60 **55**		60 **55**		dB dB
V_{CM}	Input Common-Mode Voltage	input low, CMRR ≥ 50dB	–0.3		–0.20 **0.00**		–0.20 **0.00**	V V
		input high, CMRR ≥ 50dB	5.3	5.20 **5.00**		5.20 **5.00**		V V
+PSRR	Positive Power Supply Rejection Ratio	V+ = 5V to 12V, V– = 0V, V_{OUT} = 1.5V	82	70 **65**		65 **62**		dB dB
–PSRR	Negative Power Supply Rejection Ratio	V+ = 0V, V– = –5V to –12V, V_{OUT} = –1.5V	82	70 **65**		65 **62**		dB dB
C_{IN}	Common-Mode Input Capacitance		3					pF
V_{OUT}	Output Swing	output high, R_L = 2k	4.989	4.9 **4.85**		4.9 **4.85**		V V
		output low, R_L = 2k	0.011		0.1 **0.15**		0.1 **0.15**	V V
		output high, R_L = 600Ω	4.963	4.9 **4.8**		4.9 **4.8**		V V
		output low, R_L = 600Ω	0.037		0.1 **0.2**		0.1 **0.2**	V V
I_{SC}	Output Short Circuit Current **Note 7**	sourcing (V_{OUT} = 0V) or sinking (V_{OUT} = 5V)	200	120 **80**		120 **80**		mA mA
I_S	Supply Current	V_{OUT} = V+/2	0.5		0.85 **1.0**		0.85 **1.0**	mA mA

Downloaded from Arrow.com.

Electrical Characteristics—DC (12V)

V+ = +12V, V– = 0V, V_{CM} = 1.5V, V_{OUT} = V+/2; R_L = 1MΩ; T_J = 25°C, **bold** values indicate –40°C ≤ T_J ≤ +85°C; unless noted

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
V_{OS}	Input Offset Voltage		0.11		6		9	mV
TCV_{OS}	Input Offset Voltage Average Drift		1.0					µV/°C
I_B	Input Bias Current		1.0		**64**		**64**	pA
I_{OS}	Input Offset Current		0.5		**32**		**32**	pA
R_{IN}	Input Resistance		>1					TΩ
CMRR	Common-Mode Rejection Ratio	0V ≤ V_{CM} ≤ 12V, **Note 6**	82	65 **60**		65 **60**		dB dB
V_{CM}	Input Common-Mode Voltage	input low, V+ = 12V, CMRR ≥ 50dB	–0.3		–0.20 **0.00**		–0.20 **0.00**	V V
		input high, V+ = 12V, CMRR ≥ 50dB	12.3	12.2 **12.0**		12.2 **12.0**		V V
+PSRR	Positive Power Supply Rejection Ratio	V+ = 5V to 12V, V– = 0V, V_{OUT} = 1.5V	82	70 **65**		65 **62**		dB dB
–PSRR	Negative Power Supply Rejection Ratio	V+ = 0V, V– = –5V to –12V, V_{OUT} = –1.5V	82	70 **65**		65 **62**		dB dB
A_V	Large Signal Voltage Gain	sourcing or sinking, R_L = 2k, **Note 9**	340	80 **40**		80 **40**		V/mV V/mV
		sourcing or sinking, R_L = 600Ω, **Note 9**	300	15 **10**		15 **10**		V/mV V/mV
C_{IN}	Common-Mode Input Capacitance		3					pF
V_{OUT}	Output Swing	output high, V+ = 12V, R_L = 2k	11.98	11.9 **11.87**		11.9 **11.87**		V V
		output low, V+ = 12V, R_L = 2k,	0.02		0.10 **0.13**		0.10 **0.13**	V V
		output high, V+ = 12V, R_L = 600Ω	11.93	11.73 **11.65**		11.73 **11.65**		V V
		output low, V+ = 12V, R_L = 600Ω	0.07		0.27 **0.35**		0.27 **0.35**	V V
I_{SC}	Output Short Circuit Current	sourcing (V_{OUT} = 0V) or sinking (V_{OUT} = 12V), **Notes 7, 8**	300	200 **120**		200 **120**		mA mA
I_S	Supply Current	V_{OUT} = V+/2	0.8		1.5 **1.71**		1.5 **1.71**	mA mA

Downloaded from Arrow.com.

Electrical Characteristics—AC (5V)

V+ = 5V, V– = 0V, V_{CM} = 1.5V, V_{OUT} = V+/2; R_L = 1MΩ; T_J = 25°C, **bold** values indicate –40°C ≤ T_J ≤ +85°C; unless noted

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
THD	Total Harmonic Distortion	f = 10kHz, A_V = –2, R_L = 2kΩ, V_{OUT} = 4.0 V_{PP}	0.01					%
SR	Slew Rate		0.3					V/μs
GBW	Gain-Bandwidth Product		0.5					MHz

Electrical Characteristics—AC (12V)

V+ = 12V, V– = 0V, V_{CM} = 1.5V, V_{OUT} = V+/2; R_L = 1MΩ; T_J = 25°C, **bold** values indicate –40°C ≤ T_J ≤ +85°C; unless noted

				LMC7101A		LMC7101B		
Symbol	**Parameter**	**Condition**	**Typ**	**Min**	**Max**	**Min**	**Max**	**Units**
THD	Total Harmonic Distortion	f = 10kHz, A_V = –2, R_L = 2k, V_{OUT} = 8.5 V_{PP}	0.01					%
SR	Slew Rate	V+ = 12V, **Note 10**	0.3	0.19 **0.15**		0.19 **0.15**		V/μs V/μs
GBW	Gain-Bandwidth Product		0.5					MHz
ϕ_m	Phase Margin		45					°
G_m	Gain Margin		10					dB
e_n	Input-Referred Voltage Noise	f = 1kHz, V_{CM} = 1V	37					nV/√Hz
i_n	Input-Referred Current Noise	f = 1kHz	1.5					fA/√Hz

General Notes: Devices are ESD protected; however, handling precautions are recommended. All limits guaranteed by testing on statistical analysis.

Note 1. Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside its recommended operating ratings.

Note 2. I/O Pin Voltage is any external voltage to which an input or output is referenced.

Note 3. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(max)}$; the junction-to-ambient thermal resistance, θ_{JA}; and the ambient temperature, T_A. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_D = (T_{J(max)} - T_A) \div \theta_{JA}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature.

Note 4. Thermal resistance, θ_{JA}, applies to a part soldered on a printed-circuit board.

Note 5. Human body model, 1.5k in series with 100pF.

Note 6. Common-mode performance tends to follow the typical value. Minimum value limits reflect performance only near the supply rails.

Note 7. Continuous short circuit may exceed absolute maximum T_J under some conditions.

Note 8. Shorting OUT to V+ when V+ > 12V may damage the device.

Note 9. R_L connected to 5.0V. Sourcing: 5V ≤ V_{OUT} ≤ 12V. Sinking: 2.5V ≤ V_{OUT} ≤ 5V.

Note 10. Device connected as a voltage follower with a 12V step input. The value is the positive or negative slew rate, whichever is slower.

Downloaded from Arrow.com.

Typical Characteristics

Supply Current vs. Supply Voltage



Input Current vs. Junction Temperature



–PSRR vs. Frequency



+PSRR vs. Frequency



CMRR vs. Frequency



Sink / Source Currents vs. Output Voltage



Falling Slew Rate vs. vs. Supply Voltage



Rising Slew Rate vs. vs. Supply Voltage



Offset Voltage vs. Supply Voltage



Phase Margin vs. Capacitive Load



Downloaded from Arrow.com.

2.7V Open-Loop Frequency Response



5V Open-Loop Frequency Response



12V Open-Loop Frequency Response



2.7V Open-Loop Gain and Phase



5V Open-Loop Gain and Phase



12V Open-Loop Gain and Phase



Downloaded from Arrow.com.

Functional Characteristics

Inverting Small-Signal Pulse Response



Inverting Large-Signal Pulse Response



Noninverting Small-Signal Pulse Response



Noninverting Large-Signal Pulse Response



Input Voltage Noise vs. Frequency

Downloaded from Arrow.com.

Application Information

Input Common-Mode Voltage

Some amplifiers exhibit undesirable or unpredictable performance when the inputs are driven beyond the common-mode voltage range, for example, phase inversion of the output signal. The LMC7101 tolerates input overdrive by at least 200mV beyond either rail without producing phase inversion.

If the absolute maximum input voltage (700mV beyond either rail) is exceeded, the input current should be limited to ±5mA maximum to prevent reducing reliability. A 10kΩ series input resistor, used as a current limiter, will protect the input structure from voltages as large as 50V above the supply or below ground. See Figure 1.



Figure 1. Input Current-Limit Protection

Output Voltage Swing

Sink and source output resistances of the LMC7101 are equal. Maximum output voltage swing is determined by the load and the approximate output resistance. The output resistance is:

$$R_{OUT} = \frac{V_{DROP}}{I_{LOAD}}$$

V_{DROP} is the voltage dropped within the amplifier output stage. V_{DROP} and I_{LOAD} can be determined from the V_O (output swing) portion of the appropriate Electrical Characteristics table. I_{LOAD} is equal to the typical output high voltage minus V+/2 and divided by R_{LOAD}. For example, using the Electrical Characteristics DC (5V) table, the typical output high voltage using a 2kΩ load (connected to V+/2) is 4.989V, which produces an I_{LOAD} of

$$1.245mA \left(\frac{4.989V - 2.5V}{2k\Omega} \right) = 1.245mA.$$

Voltage drop in the amplifier output stage is:

$V_{DROP} = 5.0V - 4.989V$

$V_{DROP} = 0.011V$

Because of output stage symmetry, the corresponding typical output low voltage (0.011V) also equals V_{DROP}. Then:

$$R_{OUT} = \frac{0.011V}{0.001245A} = 8.8 \approx 9\Omega$$

Driving Capacitive Loads

Driving a capacitive load introduces phase-lag into the output signal, and this in turn reduces op-amp system phase margin. The application that is least forgiving of reduced phase margin is a unity gain amplifier. The LMC7101 can typically drive a 100pF capacitive load connected directly to the output when configured as a unity-gain amplifier.

Using Large-Value Feedback Resistors

A large-value feedback resistor (> 500kΩ) can reduce the phase margin of a system. This occurs when the feedback resistor acts in conjunction with input capacitance to create phase lag in the fedback signal. Input capacitance is usually a combination of input circuit components and other parasitic capacitance, such as amplifier input capacitance and stray printed circuit board capacitance.

Figure 2 illustrates a method of compensating phase lag caused by using a large-value feedback resistor. Feedback capacitor C_{FB} introduces sufficient phase lead to overcome the phase lag caused by feedback resistor R_{FB} and input capacitance C_{IN}. The value of C_{FB} is determined by first estimating C_{IN} and then applying the following formula:

$$R_{IN} \times C_{IN} \leq R_{FB} \times C_{FB}$$



Figure 2. Cancelling Feedback Phase Lag

Since a significant percentage of C_{IN} may be caused by board layout, it is important to note that the correct value of C_{FB} may change when changing from a breadboard to the final circuit layout.

Downloaded from Arrow.com.

Typical Circuits

Some single-supply, rail-to-rail applications for which the LMC7101 is well suited are shown in the circuit diagrams of Figures 3 through 7.



Figure 3a. Noninverting Amplifier



Figure 3b. Noninverting Amplifier Behavior



Figure 4. Voltage Follower



Figure 5. Voltage-Controlled Current Sink



Figure 6. Square Wave Oscillator



Figure 7. AC-Coupled Inverting Amplifier

Downloaded from Arrow.com.

Package Information



SOT-23-5 (M5)

Downloaded from Arrow.com.

MICREL INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

This information furnished by Micrel in this data sheet is believed to be accurate and reliable. However no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 1999 Micrel Incorporated

Downloaded from Arrow.com.