# Contents

1	Block diagram	3
2	Pin connection	ŀ
3	Truth table	5
4	Electrical data	5
	4.1 Absolute maximum ratings 6	3
	4.2 Thermal data	3
	4.3 Recommended operating conditions	7
5	Electrical characteristics 8	3
	5.1 AC operation	3
	5.2 DC operation	)
6	Waveform definition	2
7	Typical application diagram13	3
8	Bootstrap driver	ł
	C <sub>BOOT</sub> selection and charging 14	1
9	Package information	5
	SO-14 package information	3
10	Order codes	3
11	Revision history	3



# 1 Block diagram



Figure 1. Block diagram





Table 1. Pin	description
--------------	-------------

Pin no.	Pin name	Туре	Function
1	PHASE	Ι	Driver logic input (active high)
2	SD <sup>(1)</sup>	Ι	Shutdown input (active low)
3	BRAKE	Ι	Driver logic input (active low)
4	VCC	Р	Lower section supply voltage
5	DT	I	Deadtime setting
6	CPOUT	0	Comparator output (open drain)
7	GND	Р	Ground
8	CP-	Ι	Comparator negative input
9	CP+	Ι	Comparator positive input
10	LVG <sup>(1)</sup>	0	Low-side driver output
11	NC		Not connected
12	OUT	Р	High-side (floating) common voltage
13	HVG <sup>(1)</sup>	0	High-side driver output
14	BOOT	Р	Bootstrapped supply voltage

 The circuit provides less than 1 V on the LVG and HVG pins (at I<sub>sink</sub> = 10 mA), with V<sub>CC</sub> > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the <u>ext</u>ernal MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.



### 3 Truth table

	Inputs	Out	puts	
SD	PHASE	BRAKE	LVG	HVG
L	X <sup>(1)</sup>	X <sup>(1)</sup>	L	L
Н	L	L	Н	L
Н	L	Н	Н	L
Н	Н	L	Н	L
Н	Н	Н	L	Н

Table	2	Truth	table
Iable	۷.	muun	lane

1. X: don't care.

In the L6393 IC the two input signals PHASE and BRAKE are fed into an AND logic port and the resulting signal is in phase with the high-side output HVG and in opposition of phase with the low-side output LVG. This means that if BRAKE is kept to a high level, the PHASE signal drives the half bridge in phase with the HVG output and in opposition of phase with the LVG output. If BRAKE is set to a low level, the low-side output LVG is always ON and the high-side output HVG is always OFF, whatever the PHASE signal. This kind of logic interface provides the possibility to control the power stages using the PHASE signal to select the current direction in the bridge and the BRAKE signal to perform current slow decay on the low-sides.

From the point of view of the logic operations the two signals PHASE and BRAKE are completely equivalent, that means the two signals can be exchanged without any change in the behavior on the resulting output signals (see *Figure 1*).

Note: The deadtime between the turn-OFF of one power switch and the turn-ON of the other power switch is defined by the resistor connected between the DT pin and the ground.

# 4 Electrical data

## 4.1 Absolute maximum ratings

Symbol	Parameter	Va	Unit			
Symbol	Falameter	Min.	Max.	Onit		
V <sub>CC</sub>	Supply voltage	-0.3	21	V		
V <sub>OUT</sub>	Output voltage	V <sub>BOOT</sub> - 21	V <sub>BOOT</sub> + 0.3	V		
V <sub>BOOT</sub>	Bootstrap voltage	-0.3	620	V		
V <sub>hvg</sub>	High-side gate output voltage	V <sub>OUT</sub> - 0.3	V <sub>BOOT</sub> + 0.3	V		
V <sub>lvg</sub>	Low-side gate output voltage	-0.3	V <sub>CC</sub> + 0.3	V		
V <sub>CP+</sub>	Comparator positive input voltage	-0.3	V <sub>CC</sub> + 0.3	V		
V <sub>CP-</sub>	Comparator negative input voltage	-0.3	V <sub>CC</sub> + 0.3	V		
V <sub>i</sub>	Logic input voltage	-0.3	15	V		
V <sub>od</sub>	Open drain voltage	-0.3	15	V		
dV <sub>OUT</sub> /dt	Allowed output slew rate		50	V/ns		
P <sub>tot</sub>	Total power dissipation ( $T_A = 25 \text{ °C}$ )		800	mW		
TJ	Junction temperature		150	°C		
T <sub>STG</sub>	Storage temperature	-50	150	°C		
ESD	Human body model		2	kV		

#### Table 3. Absolute maximum ratings

### 4.2 Thermal data

Table 4. Thermal data	Table	4.	Thermal	data
-----------------------	-------	----	---------	------

Symbol	Parameter	SO-14	Unit
R <sub>th(JA)</sub>	Thermal resistance junction to ambient max.	120	°C/W



## 4.3 Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min.	Max.	Unit
V <sub>CC</sub>	4	Supply voltage		10	20	V
V <sub>BO</sub> <sup>(1)</sup>	14 - 12	Floating supply voltage		9.8	20	V
V <sub>OUT</sub>	12	DC output voltage		- 9 <sup>(2)</sup>	580	V
V <sub>CP-</sub>	8	Comparator negative input voltage	$V_{CP+} \le 2.5 V$		$V_{CC}^{(3)}$	V
V <sub>CP+</sub>	9	Comparator positive input voltage	$V_{CP-} \le 2.5 V$		$V_{CC}^{(3)}$	V
f <sub>sw</sub>		Switching frequency	HVG, LVG load C <sub>L</sub> = 1 nF		800	kHz
TJ		Junction temperature		-40	125	°C

1.  $V_{BO} = V_{BOOT} - V_{OUT}$ 

2. LVG off. V<sub>CC</sub> = 10 V. Logic is operational if V<sub>BOOT</sub> > 5 V, refer to AN2785 for more details.

3. At least one of the comparator's input must be lower than 2.5 V to guarantee proper operation.



## 5 Electrical characteristics

### 5.1 AC operation

### Table 6. AC operation electrical characteristics (V<sub>CC</sub> = 15 V, T<sub>J</sub> = +25 °C)

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
AC operation	AC operation						
t <sub>on</sub>	High/low-side driver turn- 1, 3 vs. on propagation delay		50	125	200	ns	
t <sub>off</sub>	10, 13	High/low-side driver turn- off propagation delay	$V_{OUT} = 0 V$ $V_{BOOT} = V_{CC}$ $C_{c} = 1 \text{ pF}$	50	125	200	ns
t <sub>sd</sub>	2 vs. 10, 13	Shutdown to high/low-side propagation delay	$V_i = 0$ to 3.3 V see Figure 3	50	125	200	ns
MT		Delay matching, HS and LS turn-on/off				30	ns
			R <sub>DT</sub> = 0, C <sub>L</sub> = 1 nF	0.1	0.18	0.25	
пт	5	Deadtime setting range <sup>(1)</sup>	$R_{DT}$ = 37 kΩ, $C_{L}$ = 1 nF, $C_{DT}$ = 100 nF	0.48	0.6	0.72	μs
	5		$R_{DT}$ = 136 kΩ, $C_{L}$ = 1 nF, $C_{DT}$ = 100 nF	1.35	1.6	1.85	
			$R_{DT}$ = 260 kΩ, $C_{L}$ = 1 nF, $C_{DT}$ = 100 nF	2.6	3.0	3.4	
			$R_{DT}$ = 0 $\Omega$ ; $C_L$ = 1 nF			80	
МОТ		Matching deadtime <sup>(2)</sup>	$R_{DT}$ = 37 kΩ; $C_{L}$ = 1 nF; $C_{DT}$ = 100 nF			120	ne
MDT			$R_{DT}$ = 136 kΩ; $C_{L}$ = 1 nF; $C_{DT}$ = 100 nF			250	115
			$R_{DT}$ = 260 kΩ; C <sub>L</sub> = 1 nF; C <sub>DT</sub> = 100 nF			400	
t <sub>r</sub>	10 13	Rise time	C <sub>L</sub> = 1 nF		75	120	ns
t <sub>f</sub>	10, 13	Fall time	C <sub>L</sub> = 1 nF		35	70	ns

1. See Figure 4.

2. MDT = I  $DT_{LH}$  -  $DT_{HL}$  I see *Figure 5 on page 12*.





#### Figure 4. Typical deadtime vs. DT resistor value





## 5.2 DC operation

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
Low supply	voltage	section		•			
V <sub>CC_hys</sub>		V <sub>cc</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>CC_thON</sub>		V <sub>cc</sub> UV turn-ON threshold		9	9.5	10	V
V <sub>CC_thOFF</sub>		V <sub>cc</sub> UV turn-OFF threshold		7.6	8	8.4	v
Ιαςςυ	4	Undervoltage quiescent supply current	$V_{CC} = 7 V; \overline{SD} = 5 V; PHASE$ and BRAKE = GND; R <sub>DT</sub> = 0 Ω; CP + = GND; CP - = 0.5 V		110	150	
I <sub>QCC</sub>		Quiescent current	$V_{CC} = 15 \text{ V}; \overline{\text{SD}} = 5 \text{ V}; \text{ PHASE}$ and BRAKE = GND; $R_{DT} = 0 \Omega; \text{ CP} + = \text{GND};$ CP - = 0.5 V		600	1000	μΑ
Bootstrapp	ed supp	ly voltage section <sup>(1)</sup>					
V <sub>BO_hys</sub>		V <sub>BO</sub> UV hysteresis		0.8	1.0	1.2	V
V <sub>BO_thON</sub>		V <sub>BO</sub> UV turn-ON threshold		8.2	9	9.8	V
V <sub>BO_thOFF</sub>		V <sub>BO</sub> UV turn-OFF threshold		7.3	8	8.7	V
I <sub>QBOU</sub>	14	Undervoltage V <sub>BOOT</sub> quiescent current	$V_{BO} = 7 V \overline{SD} = 5 V$ ; PHASE and BRAKE = 5 V; R <sub>DT</sub> = 0 Ω; CP + = GND; CP - = 0.5 V		40	100	
I <sub>QBO</sub>		V <sub>BOOT</sub> quiescent current	$V_{BO} = 15 V \overline{SD} = 5 V$ ; PHASE and BRAKE = 5 V; R <sub>DT</sub> = 0 Ω; CP + = GND; CP - = 0.5 V		140	210	μA
I <sub>LK</sub>		High voltage leakage current	$V_{hvg} = V_{OUT} = V_{BOOT} = 600 V$			10	
$R_{DSon}$		Bootstrap driver on resistance <sup>(2)</sup>	LVG ON		120		Ω
Driving buf	fers sec	tion	•				•
I <sub>so</sub>	10 12	High/low-side source short-circuit current	V <sub>IN</sub> = V <sub>ih</sub> (t <sub>p</sub> < 10 μs)	200	290		mA
l <sub>si</sub>	10, 13	High/low-side sink short-circuit current	V <sub>IN</sub> = V <sub>il</sub> (t <sub>p</sub> < 10 μs)	250	430		mA
Logic input	s						
V <sub>il</sub>	1 0 0	Low level logic threshold voltage		0.8		1.1	V
V <sub>ih</sub>	1, 2, 3	High level logic threshold voltage		1.9		2.25	V

### Table 7. DC operation electrical characteristics ( $V_{CC}$ = 15 V; $T_{J}$ = +25 °C)



Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
I <sub>PHASEh</sub>	1	PHASE logic "1" input bias current	PHASE = 15 V	20	40	100	
I <sub>PHASEI</sub>		PHASE logic "0" input bias current	PHASE = 0 V			1	
I <sub>BRAKEh</sub>	- 3	BRAKE logic "1" input bias current	BRAKE = 15 V	20	40	100	
I <sub>BRAKEI</sub>		BRAKE logic "0" input bias current	BRAKE = 0 V			1	μΑ
I <sub>SDh</sub>	2	SD logic "1" input bias current	<u>SD</u> = 15 V	10	30	100	
I <sub>SDI</sub>		SD logic "0" input bias current	<u>SD</u> = 0 V			1	

#### Table 7. DC operation electrical characteristics ( $V_{CC}$ = 15 V: T<sub>1</sub> = +25 °C) (continued)

1.  $V_{BO} = V_{BOOT} - V_{OUT}$ 

2. R<sub>DSon</sub> is tested in the following way: R<sub>DSon</sub> = [(V<sub>CC</sub> - V<sub>BOOT1</sub>) - (V<sub>CC</sub> - V<sub>BOOT2</sub>)] / [I<sub>1</sub>(V<sub>CC</sub>, V<sub>BOOT1</sub>) - I<sub>2</sub>(V<sub>CC</sub>, V<sub>BOOT2</sub>)] where I<sub>1</sub> is the pin 14 current when V<sub>BOOT</sub> = V<sub>BOOT1</sub>, I<sub>2</sub> when V<sub>BOOT</sub> = V<sub>BOOT2</sub>.

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>io</sub>	• •	Input offset voltage		-15		15	mV
I <sub>ib</sub>	0, 9	Input bias current	V <sub>CP+</sub> = 1 V			1	μA
V <sub>ol</sub>	6	Open drain low level output voltage	I <sub>od</sub> = - 3 mA			0.5	V
t <sub>d_comp</sub>		Comparator delay	R <sub>pu</sub> = 100 kΩ to 5 V; V <sub>CP-</sub> = 0.5 V		90	130	ns
SR	6	Slew rate	$C_{L}$ = 180 pF, R <sub>pu</sub> = 5 kΩ		60		V/µs

### Table 8. Sense comparator ( $V_{CC}$ = 15 V, $T_J$ = +25 °C)<sup>(1)</sup>

1. The comparator is disabled when  $V_{\mbox{\scriptsize CC}}$  is in UVLO condition.



# 6 Waveform definition



12/19



# 7 Typical application diagram



Figure 6. Application diagram



### 8 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode (*Figure* 7.a). In the L6393 device a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with a diode in series, as shown in *Figure* 7.b. An internal charge pump (*Figure* 7.b) provides the DMOS driving voltage.

### C<sub>BOOT</sub> selection and charging

To choose the proper  $C_{BOOT}$  value the external MOSFET can be seen as an equivalent capacitor. This capacitor  $C_{EXT}$  is related to the MOSFET total gate charge:

#### **Equation 1**

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors  $C_{\text{EXT}}$  and  $C_{\text{BOOT}}$  is proportional to the cyclical voltage loss. It has to be:

E.g.: if  $Q_{gate}$  is 30 nC and  $V_{gate}$  is 10 V,  $C_{EXT}$  is 3 nF. With  $C_{BOOT}$  = 100 nF the drop would be 300 mV.

If HVG has to be supplied for a long time, the  $C_{BOOT}$  selection has to take into account also the leakage and quiescent losses.

E.g.: HVG steady state consumption is lower than 200  $\mu$ A, so if HVG T<sub>ON</sub> is 5 ms, C<sub>BOOT</sub> has to supply 1  $\mu$ C to C<sub>EXT</sub>. This charge on a 1  $\mu$ F capacitor means a voltage drop of 1 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has a great leakage current).

This structure can work only if  $V_{OUT}$  is close to GND (or lower) and in the meanwhile the LVG is on. The charging time ( $T_{charge}$ ) of the  $C_{BOOT}$  is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R<sub>DSon</sub> (typical value: 120  $\Omega$ ). At low frequency this drop can be neglected. Anyway increasing the frequency it must be taken in to account.

The following equation is useful to compute the drop on the bootstrap DMOS:

#### **Equation 2**

$$V_{drop} = I_{charge} R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}} R_{dson}$$

where  $Q_{gate}$  is the gate charge of the external power MOSFET,  $R_{DSon}$  is the on resistance of the bootstrap DMOS, and  $T_{charge}$  is the charging time of the bootstrap capacitor.



For example: using a power MOSFET with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the  $T_{charge}$  is 5 µs. In fact:

#### **Equation 3**

$$V_{drop} = \frac{30nC}{5\mu S} \cdot 120\Omega \sim 0.7V$$

 $V_{drop}$  has to be taken into account when the voltage drop on  $C_{BOOT}$  is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.







## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### SO-14 package information







	Dimensions						
Symbol	mm			inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			1.75			0.068	
a1	0.1		0.2	0.003		0.007	
a2			1.65			0.064	
b	0.35		0.46	0.013		0.018	
b1	0.19		0.25	0.007		0.010	
С		0.5			0.019		
c1			45° (	typ.)		1	
D	8.55		8.75	0.336		0.344	
E	5.8		6.2	0.228		0.244	
е		1.27			0.050		
e3		7.62			0.300		
F	3.8		4.0	0.149		0.157	
G	4.6		5.3	0.181		0.208	
L	0.5		1.27	0.019		0.050	
М			0.68			0.026	
S	8° (max.)						

Table 9. SO-14 package mechanical data

Figure 9. SO-14 footprint





# 10 Order codes

Order codes	Package	Packaging			
L6393D	SO 14	Tube			
L6393DTR	30-14	Tape and reel			

#### Table 10. Order codes

# 11 Revision history

Date	Revision	Changes
03-Mar-2008	1	Initial release
18-Mar-2008	2	Cover page updated
17-Nov-2009	3	Updated: Cover page, <i>Table 4 on page 6</i> , <i>Table 6 on page 7</i> , <i>Table 7 on page 8</i> , <i>Table 8 on page 10</i> , <i>Table 9 on page 11</i>
11-Aug-2010	4	Updated: Table 1 on page 1, Table 5 on page 7 and Table 7 on page 10.
18-Sep-2015	5	Removed DIP-14 package from the entire document. Updated <i>Table 3 on page 6</i> (added ESD parameter and value, removed note below <i>Table 3</i> ). Updated <i>Table 4 on page 6</i> (updated R <sub>th(JA)</sub> value). Updated <i>Table 7 on page 10</i> (updated V <sub>il</sub> and V <sub>ih</sub> parameters and values, updated note 2. below <i>Table 7 -</i> replaced V <sub>CBOOTx</sub> by V <sub>BOOTx</sub> ). Updated <i>Table 8 on page 11</i> (added conditions to title and note 1.). Named and numbered <i>Equation 1 on page 14</i> , <i>Equation 2 on page 14</i> and <i>Equation 3 on page 15</i> . Updated <i>Section 9 on page 16</i> (added/updated titles, reversed order of <i>Figure 8</i> and <i>Table 9</i> , updated header of <i>Table 9</i> , added <i>Figure 9</i> ). Updated <i>Table 10 on page 18</i> (moved from page 1 to page 18, added and updated titles). Updated cross-references throughout document. Minor modifications throughout document.

#### Table 11. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

