


General Description

ISSI's 256Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V-2.5V VDD and 3.3V-2.5V VDDQ memory systems containing 268,435,456 bits. Internally configured as a quad-bank DRAM with a synchronous interface. The 256Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL (VDD = 3.3V) or LVCMOS (VDD = 2.5V) compatible. The 256Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.


A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation. SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an Active command begins accesses, followed by a Read or Write command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 (x8 and x16) and A0-A11 (x32) select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access. Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations, or full page, with a burst terminate option.

FUNCTIONAL BLOCK DIAGRAM (FOR 16Mx16 BANKS SHOWN)





54 pin TSOP - Type II for x8




PIN DESCRIPTIONS

32M x 8	Pin Name
A0-A12	Row Address Input
A0-A9	Column Address Input
BA0, BA1	Bank Select Address
DQ0-DQ7	Data Input/Output
CLK	System Clock Input
CKE	Clock Enable
<u>cs</u>	Chip Select
RAS	Row Address Strobe Command

32M x 8	Pin Name
CAS	Column Address Strobe Command
WE	Write Enable
DQM	Data Input/Output Mask
VDD	Power
VSS	Ground
VDDQ	Power Supply for I/O Pin
VSSQ	Ground for I/O Pin
NC	No Connection



54 pin TSOP - Type II for x16



PIN DESCRIPTIONS


16M x16	Pin Name		
A0-A12	Row Address Input		
A0-A8	Column Address Input		
BA0, BA1	Bank Select Address		
DQ0-DQ15	Data Input/Output		
CLK	System Clock Input		
CKE	Clock Enable		
<u>cs</u>	Chip Select		
RAS	Row Address Strobe Command		
CAS	Column Address Strobe Command		

16M x16	Pin Name
WE	Write Enable
DQML / DQMH	Data Input/Output Mask
VDD	Power
VSS	Ground
VDDQ	Power Supply for I/O Pin
VSSQ	Ground for I/O Pin
NC	No Connection

10/22/09



54-ball TF-BGA for x16 (Top View) (8.00mm x 13.00mm Body, 0.8mm Ball Pitch)




PIN DESCRIPTIONS

16M x16	Pin Name
A0-A12	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0-DQ15	Data Input/Output
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command

16M x16	Pin Name
CAS	Column Address Strobe Command
WE	Write Enable
DQML / DQMH	Data Input/Output Mask
VDD	Power
VSS	Ground
VDDQ	Power Supply for I/O Pin
VSSQ	Ground for I/O Pin
NC	No Connection



86 pin TSOP – Type II for x32



PIN DESCRIPTIONS

8M x32	Pin Name	
A0-A11	Row Address Input	
A0-A8	Column Address Input	
BA0, BA1	Bank Select Address	
DQ0-DQ31	Data Input/Output	
CLK	System Clock Input	
CKE	Clock Enable	
<u>CS</u>	Chip Select	
RAS	Row Address Strobe Command	
CAS	Column Address Strobe Command	

8M x32	Pin Name
WE	Write Enable
DQM0 - DQM3	Data Input/Output Mask
VDD	Power
VSS	Ground
VDDQ	Power Supply for I/O Pin
VSSQ	Ground for I/O Pin
NC	No Connection

10/22/09



90-ball TF-BGA for x32 (Top View) (8.00mm x 13.00mm Body, 0.8mm Ball Pitch)

A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$P \bigcirc VSSQ DQ12 DQ14 \qquad \qquad DQ1 DQ3 VDDQ \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc $
R DQ11 VDDQ VSSQ VDDQ VSSQ DQ4 VDDQ VSSQ DQ4 VDD DQ0 DQ2

PIN DESCRIPTIONS

8M x32	Pin Name		
A0-A11	Row Address Input		
A0-A8	Column Address Input		
BA0, BA1	Bank Select Address		
DQ0-DQ31	Data Input/Output		
CLK	System Clock Input		
CKE	Clock Enable		
CS	Chip Select		
RAS	Row Address Strobe Command		
CAS	Column Address Strobe Command		

8M x32	Pin Name
WE	Write Enable
DQM0 - DQM3	Data Input/Output Mask
VDD	Power
VSS	Ground
VDDQ	Power Supply for I/O Pin
VSSQ	Ground for I/O Pin
NC	No Connection



Mobile SDRAM Functionality

ISSI's 256Mb Mobile SDRAMs are pin compatible and have similar functionality with ISSI's standard SDRAMs, but offer lower operating voltages and power saving features. For detailed descriptions of pin functions, command truth tables, functional truth tables, device operation as well as timing diagrams please refer to ISSI document "Mobile Synchronous DRAM Device Operations & Timing Diagrams" listed at www.issi.com

REGISTER DEFINITION

Mode Register (MR) & Extended Mode Register (EMR)

There are two mode registers in the Mobile SDRAM; Mode Register (MR) and Extended Mode Register (EMR). The Mode Register is discussed below, followed by the Extended Mode Register. The Mode Register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of burst length, a burst type, CAS Latency, operating mode, and a write burst mode. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

The EMR controls the functions beyond those controlled by the MR. These additional functions are special features of the Mobile SDRAM. They include temperature-compensated self refresh (TCSR) control, partial-array self refresh (PASR), and output drive strength. The EMR is programmed via the MODE REGISTER SET command with BA1 = 1 and BA0 = 0 and retains the stored information until it is programmed again or the device loses power. Not programming the extended mode register upon initialization will result in default settings for the low-power features. The extended mode will default with the temperature sensor enabled, full drive strength, and full array (all 4 banks) refresh.

Mode Register Definition


The MR is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure MODE REGISTER DEFINITION. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0 - M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4 - M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10, M11, and M12 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.



MODE REGISTER DEFINITION



Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A8 (x32), A1-A8 (x16) or A1-A9 (x8) when the burst length is set to two; by A2-A8 (x32), A2-A8 (x16) or A2-A9 (x8) when the burst length is set to four; and by A3-A8 (x32), A3-A8 (x16) or A3-A9 (x8) when the burst length is set to eight. The remaining (least significant) address bit(s) are used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.



Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in BURST DEFINITION table.

BURST DEFINITION

Burst Starting (umn	Orde	Order of Accesses Within a Burst		
Length		Address A 0		Type = Sequential	Type = Interleaved		
2			0	0-1		0-1	
			1	1-0		1-0	
		A 1	A 0				
		0	0	0-1-2-3		0-1-2-3	
4		0	1	1-2-3-0		1-0-3-2	
		1	0	2-3-0-1		2-3-0-1	
		1	1	3-0-1-2		3-2-1-0	
	A 2	A 1	A 0				
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		
Full n	= A0-A8 (x	16, x32)			Cn, Cn + 1, Cn + 2	Not Supported	
Page	n = A0-A9	(x8)		Cn + 3, Cn + 4			
(y)	(location 0	-y)		Cn - 1,			
	•			Cn			

CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in CAS Latency diagrams.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.




Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

CAS LATENCY





EXTENDED MODE REGISTER DEFINITION

BA1	ВА	0 A12	A11 A	10	A9		A8	A7		A6	A5	A4	A	.3	A2	A 1	A0	Address Bus (Ax)
																		Ext. Mode Reg. (Ex)
														_				
													PAS					
													E2	E1	E0	Partial A Coverage		elf Refresh
													0	0	0	Fully arra	y (4 ba	anks) - (Default)
													0	0	1	Half array	/ (bank	s 0, 1)
													0	1	0	Quarter a		ank 0)
													0	1	1	Reserved		
													1	0	0	Reserved		
													1	0	1			y (1/2 bank 0)
													1	1	0			rray (1/4 bank 0)
													_1	1	1	Reserved	1	
												TCS	R					
												<u>E4</u>		Ma	x. Ca	se Temp.	_	
												0	0	70°		oo romp.	_	
												0	1	45°				
												1	0	15º				
												1	1	85°	C (De	efault)		
										DS							_	
										<u>E6</u>	E5	Driver S						
										0	0	Full stre				ault)		
										0	1	Half stre	-					
										1	0	Quarter		gtn ai	river			
				set t	o "0"					_1_	1	Reserve	ea					
				_	E11		E9	E8	E 7	E6-E)							
				0	0	0	0	0	0	Valid		lormal op	eratio	n				
					_	_	_	-	-	_		dl other st			/ed			
	l	II.																
BA1	BA0			1														
0	0	Program Mod	le Register															
0	1	Reserved																

The extended mode register is programmed via the MODE REGISTER SET command (BA1 = 1, BA0 = 0) and retains the stored information until it is programmed again or the device loses power. The extended mode register must be programmed with E7 through E11 (or E12 for x8 & x16) set to "0." The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements results in unspecified operation. The extended mode register must be programmed to ensure proper operation.

Temperature-Compensated Self Refresh (TCSR)

Program Extended mode Register

Reserved

TCSR allows the controller to program the refresh interval during self refresh mode, according to the case temperature of the mobile device. This allows great power savings during self refresh during most operating temperature ranges. Only during extreme temperatures would the controller have to select a higher TCSR level that will guarantee data during self refresh.



Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often. Historically, during self refresh, the refresh rate has been set to accommodate the worst case, or highest temperature range, expected. Thus, during ambient temperatures, the power consumed during refresh was unnecessarily high because the refresh rate was set to accommodate the higher temperatures. Setting E4 and E3 allows the DRAM to accommodate more specific temperature regions during self refresh. The default for ISSI 256Mb Mobile SDRAM is TCSR = 85°C to guarantee refresh operation. This mode of operation has a higher current consumption because the self refresh oscillator is set to refresh the SDRAM cells more often than needed. By using an external temperature sensor to determine the operating temperature the Mobile SDRAM can be programmed for lower temperature and refresh rates, effectively reducing current consumption by a significant amount. There are four temperature settings, which will vary the self refresh current according to the selected temperature. This selectable refresh rate will save power when the Mobile DRAM is operating at normal temperatures.

Partial-Array Self Refresh (PASR)

For further power savings during self refresh, the PASR feature allows the controller to select the amount of memory that will be refreshed during self refresh. The refresh options are all banks (banks 0, 1, 2, and 3); two banks (banks 0 and 1); and one bank (bank 0). In addition partial amounts of bank 0 (half or quarter of the bank) may be selected. WRITE and READ commands occur to any bank selected during standard operation, but only the selected banks in PASR will be refreshed during self refresh. It's important to note that data in banks 2 and 3 will be lost when the two-bank option is used. Data will be lost in banks 1, 2, and 3 when the one-bank option is used.

Driver Strength (DS)

Bits E5 and E6 of the EMR can be used to select the driver strength of the DQ outputs. This value should be set according to the application's requirements. The default is Full Driver Strength.

Deep Power Down (DPD)

Deep power down mode is for maximum power savings and is achieved by shutting down power to the entire memory array of the mobile device. Data will be lost once deep power down mode is executed.

DPD mode is entered by having all banks idle, CS and WE held low, with RAS and CAS HIGH at the rising edge of the clock, while CKE is LOW. CKE must be held LOW during DPD mode. To exit DPD mode, CKE must be asserted HIGH. Upon exit from DPD mode, at least 200µs of valid clocks with either NOP or COMMAND INHIBIT commands are applied to the command bus, followed by a full Mobile SDRAM initialization sequence, is required.



ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit	
VDD MAX	Maximum Supply Voltage		-0.5 to +4.6	V	
V DDQ MAX	Maximum Supply Voltage for Output Bu	ffer	-0.5 to +4.6	V	
VIN	Input Voltage		-0.5 to VDDQ + 0.5	V	
V ouт	Output Voltage		-1.0 to VDDQ + 0.5	V	
PD MAX	Allowable Power Dissipation		1	W	
Ics	Output Shorted Current		50	mA	
Topr	Operating Temperature C	om.	0 to +70	°C	
	Ir	ıd.	-40 to +85	°C	
Тѕтс	Storage Temperature		-65 to +150	°C	·

Notes:

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All voltages are referenced to Vss.

CAPACITANCE CHARACTERISTICS - x8, x16

Symbol	Parameters	Min.	Max.	Unit
CIN1	Input Capacitance: CLK	2.5	3.5	pF
CIN2	Input Capacitance: All Other Input Pins	2.5	3.8	pF
Cı/o	Data Input/Output Capacitance: I/Os	4.0	6.0	рF

CAPACITANCE CHARACTERISTICS - x32

Symbol	Parameters	Min.	Max.	Unit
Cin1	Input Capacitance: CLK	2.5	3.5	pF
CIN2	Input Capacitance: All Other Input Pins	2.5	3.8	pF
Cı/o	Data Input/Output Capacitance: I/Os	4.0	6.5	pF



DC RECOMMENDED OPERATING CONDITIONS

IS42SMxxx - 3.3V Operation

Symbol	Parameters	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
VDDQ	I/O Supply Voltage	3.0	3.3	3.6	V
V IH ⁽¹⁾	Input High Voltage	2.0	_	VDDQ+0.3	V
$V_{IL^{(2)}}$	Input Low Voltage	-0.3	_	0.8	V
lı∟	Input Leakage Current (0V ≤ VIN ≤ VDD)	-5	_	+5	μA
loL	Output Leakage Current (Output disabled, 0V ≤ Vouт ≤ VDD)	-5	_	+5	μΑ
V он	Output High Voltage Current (Іон = -2mA)	2.4	_	_	V
Vol	Output Low Voltage Current (IoL = 2mA)	_	_	0.4	V

IS42RMxxx - 2.5V Operation

Symbol	Parameters	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage	2.3	2.5	2.7	V
VDDQ	I/O Supply Voltage	2.3	2.5	2.7	V
$V_{IH}^{(1)}$	Input High Voltage	2.0	-	VDD+0.3	V
$V_{IL}^{(2)}$	Input Low Voltage	-0.3	-	0.55	V
lı∟	Input Leakage Current (0V ≤ VIN ≤ VDD)	-5	_	+5	μΑ
loL	Output Leakage Current (Output disabled, 0V ≤ Vout ≤ Vdd)	-5	_	+5	μΑ
Vон	Output High Voltage Current (Іон = -2mA)	VDD-0.2	_	-	V
Vol	Output Low Voltage Current (IoL = 2mA)	-	_	0.2	V

- 1. VIH (overshoot): VIH (max) = VDDQ +1.2V (pulse width < 3ns).
 2. VIL (undershoot): VIH (min) = -1.2V (pulse width < 3ns).
- 3. All voltages are referenced to Vss.



DC ELECTRICAL CHARACTERISTICS VDD = 3.3V/2.5V (x8 and x16)

Symbol	Parameter	Test Condition	-7	-10	Unit
IDD1(1)	Operating Current	One Bank Active, CL = 3, BL = 1,	85	75	mA
		tCLK = tCLK(min), tRC = tRC(min)			
IDD2P ⁽⁴⁾	Precharge Standby Current	CKE ≤ V _{IL} (max), tCK = 15ns	1	1	mA
	(In Power-Down Mode)	<u>CS</u> ≥ V _{DD} - 0.2V			
IDD2PS(4)	Precharge Standby Current	CKE ≤ V _{IL} (max), CLK ≤ V _{IL} (max)	1	1	mA
	With Clock Stop	CS ≥ V _{DD} - 0.2V			
	(In Power-Down Mode)				
IDD2N ⁽²⁾	Precharge Standby Current	CS ≥ VDD - 0.2V, CKE ≥ VIH (min)	35	35	mA
	(In Non Power-Down Mode)	tCK = 15 ns			
IDD2NS	Precharge Standby Current	CS ≥ VDD - 0.2V, CKE ≥ VIH (min)	20	20	mA
	With Clock Stop	All Inputs Stable			
	(In Non-Power Down Mode)				
IDD3P ⁽²⁾	Active Standby Current	CKE ≤ V _{IL} (max), CS ≥ V _{DD} - 0.2V	2	2	mA
-	(In Power-Down Mode)	tCK = 15 ns			
IDD 3 PS	Active Standby Current	CKE ≤ V _{IL} (max), CLK ≤ V _{IL} (max)	2	2	mA
	With Clock Stop	CS ≥ V _{DD} - 0.2V			
	(In Power-Down Mode)	0.2			
IDD3N ⁽²⁾	Active Standby Current	CS ≥ VDD - 0.2V, CKE ≥ VIH (min)	40	40	mA
IDDON	(In Non Power-Down Mode)	tCK = 15 ns		'	'''' \
IDD3NS	Active Standby Current	CS ≥ VDD - 0.2V, CKE ≥ VIH (min)	25	25	mA
IDDONO	With Clock Stop	All Inputs Stable		20	''''
		All impute dtable			
IDD4	(In Non Power-Down Mode)	All Ponko Activo PL - ELILL CL - 2	110	80	mA
1004	Operating Current	All Banks Active, BL = FULL, CL = 3	110	00	IIIA
I	Auto Defusels Comment	tCK = tCK(min)	100	100	A
IDD5	Auto-Refresh Current Self-Refresh Current	tRC = tRC(min), tCLK = tCLK(min)	160	120	mA
IDD6		CKE ≤ 0.2V	1.2	1.2 200	mA
לטטו	Self-Refresh: CKE = LOW; tck = tck (MIN); Address,	Full Array, 85°C Full Array, 45°C		00	μΑ
	Control, and Data bus inputs	Half Array, 85°C		000	
	are stable	Half Array, 45°C	6	70	
		1/4th Array, 85°C	8	00	
		1/4th Array, 45°C	5-	40	
		1/8th Array, 85°C	7	00	
		1/8th Array, 45°C	4	70	
		1/16th Array, 85°C		00	
		1/16th Array, 45°C	4	00	
Izz ^(3,4)	Deep Power Down Current	CKE ≤ 0.2V	20	20	μΑ

Notes

- 1. IDD (max) is specified at the output open condition.
- 2. Input signals are changed one time during 30ns.
- 3. Izz values shown are nominal at 25°C. Izz is not tested.
- 4. Tested after 500ms delay



DC ELECTRICAL CHARACTERISTICS VDD = 3.3V/2.5V (x32)

Symbol	Parameter	Test Condition	–75	-10	Unit
IDD1(1)	Operating Current	One Bank Active, CL = 3, BL = 1,	130	110	mA
		tCLK = tCLK(min), tRC = tRC(min)			
IDD2P (4)	Precharge Standby Current	CKE ≤ V _{IL} (max), tCK = 15ns	1	1	mA
	(In Power-Down Mode)	<u>CS</u> ≥ V _{DD} - 0.2V			
IDD2PS (4)	Precharge Standby Current	CKE ≤ V _{IL} (max), CLK ≤ V _{IL} (max)	1	1	mA
	With Clock Stop	<u>CS</u> ≥ V _{DD} - 0.2V			
	(In Power-Down Mode)				
IDD2N ⁽²⁾	Precharge Standby Current	CS ≥ V _{DD} - 0.2V, CKE ≥ V _{IH} (min)	45	45	mA
	(In Non Power-Down Mode)	tCK = 15 ns			
IDD2NS	Precharge Standby Current	CS ≥ VDD - 0.2V, CKE ≥ VIH (min)	30	30	mA
	With Clock Stop	All Inputs Stable			
	(In Non-Power Down Mode)				
IDD3P(2)	Active Standby Current	CKE ≤ V _{IL} (max), CS ≥ V _{DD} - 0.2V	4	4	mA
	(In Power-Down Mode)	tCK = 15 ns			
IDD3PS	Active Standby Current	CKE ≤ V _{IL} (max), CLK ≤ V _{IL} (max)	3	3	mA
	With Clock Stop	<u>CS</u> ≥ V _{DD} - 0.2V			
	(In Power-Down Mode)				
IDD3N ⁽²⁾	Active Standby Current	CS ≥ V _{DD} - 0.2V, CKE ≥ V _{IH} (min)	55	55	mA
	(In Non Power-Down Mode)	tCK = 15 ns			
IDD3NS	Active Standby Current	CS ≥ VDD - 0.2V, CKE ≥ VIH (min)	30	30	mA
	With Clock Stop	All Inputs Stable			
	(In Non Power-Down Mode)				
IDD4	Operating Current	All Banks Active, BL = FULL, CL = 3	160	120	mA
		tCK = tCK(min)			
IDD5	Auto-Refresh Current	tRC = tRC(min), tCLK = tCLK(min)	280	240	mA
IDD6	Self-Refresh Current	CKE ≤ 0.2V	1.2	1.2	mA
IDD7	Self-Refresh: CKE = LOW;	Full Array, 85°C	12	200	μΑ
	tcк = tcк (MIN); Address,	Full Array, 45°C	1	00	
	Control, and Data bus inputs	Half Array, 85°C	1	000	
	are stable	Half Array, 45°C 1/4th Array, 85°C	1	70 00	
		1/4th Array, 45°C	1	40	
		1/8th Array, 85°C	1	00	
		1/8th Array, 45°C	1	70	
		1/16th Array, 85°C	1	00	
		1/16th Array, 45°C	4	00	
Izz (3,4)	Deep Power Down Current	CKE ≤ 0.2V	20	20	μΑ

Notes:

- IDD (max) is specified at the output open condition.
 Input signals are changed one time during 30ns.
 Izz values shown are nominal at 25°C. Izz is not tested.
- 4. Tested after 500ms delay



AC ELECTRICAL CHARACTERISTICS (1, 2, 3)

				-7		 75	-	10	
			(x8/x	16 only)	(x32	only)			
Symbol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCK3	Clock Cycle Time	CAS Latency = 3	7	-	7.5	-	10	_	ns
tCK2		CAS Latency = 2	9.6	_	9.6	_	12	_	ns
tAC3	Access Time From CLK	CAS Latency = 3	_	5.4	_	5.4	-	8.0	ns
tAC2		CAS Latency = 2	_	8.0	_	8.0	_	9.0	ns
tCHI	CLK HIGH Level Width		2.5	_	2.5	_	2.5	<u> </u>	ns
tCL	CLK LOW Level Width		2.5	_	2.5	_	2.5	_	ns
tOH3	Output Data Hold Time	CAS Latency = 3	2.7	-	2.7	-	2.7	_	ns
tOH2		CAS Latency = 2	2.7	_	2.7	_	2.7	_	ns
tLZ	Output LOW Impedance Time		0	_	0	_	0	l –	ns
tHZ3	Output HIGH Impedance Time	CAS Latency = 3	2.7	5.4	2.7	5.4	2.7	8.0	ns
tHZ2		CAS Latency = 2	2.7	8.0	2.7	8.0	2.7	9.0	
tDS	Input Data Setup Time (2)		1.5	_	1.5	_	1.5	_	ns
tDH	Input Data Hold Time (2)		1.0	_	1.0	_	1.0	_	ns
tAS	Address Setup Time (2)		1.5	_	1.5	_	1.5	_	ns
tAH	Address Hold Time (2)		1.0	_	1.0	_	1.0	_	ns
tCKS	CKE Setup Time (2)		1.5	_	1.5	_	1.5	_	ns
tCKH	CKE Hold Time (2)		1.0	_	1.0	_	1.0	_	ns
tCS	Command Setup Time (CS, RAS, CAS, WE, DQM)(2)		1.5	_	1.5	_	1.5	_	ns
tCH	Command Hold Time (CS, RAS, CAS, WE, DQM)(2)		1.0	_	1.0	_	1.0	_	ns
tRC	Command Period (REF to REF / ACT to ACT)		67.5	-	67.5	-	90	-	ns
tRAS	Command Period (ACT to PRE)		45	100K	45	100K	60	100K	ns
tRP	Command Period (PRE to ACT)		19	-	19	-	24	-	ns
tRCD	Active Command to Read/ Write Command Delay Time		19	-	19	-	24	-	ns
tRRD	Command Period (ACT [0] to ACT [1])		14	-	15	-	20	-	ns
tDPL	Input Data to Precharge Command Delay Time		14	_	15	-	20	_	ns
tDAL	Input Data to Active/Refresh Command Delay Time (During Auto-Precharge)		35	-	37.5	_	48	_	ns
tMRD	Mode Register Program Time		14	_	15	_	20	_	ns
tDDE	Power Down Exit Setup Time		7	_	7.5	_	10	_	ns
tSRX	Self-Refresh Exit Time		80	_	80	_	80	_	ns
tT	Transition Time		0.3	1.2	0.3	1.2	0.3	1.2	ns
tREF	Refresh Cycle Time	8K times (x8/x16)	_	64	_	_	_	64	ms
u iLF	Trenesh Cycle Tille	4K times (x32)	_	_	_	64	_	64	ms

Notes:

- 1. The power-on sequence must be executed before starting memory operation.
- Measured with tT = 1 ns. If clock rising time is longer than 1ns, (tR /2 0.5) ns should be added to the parameter.
 The reference level is 1.4V when measuring input signal timing. Rise and fall times are measured between Vıн(min.) and Vı∟ (max).



OPERATING FREQUENCY / LATENCY RELATIONSHIPS

SYMBOL	PARAMETER		-7	-75	-10	UNITS
_	Clock Cycle Time		7	7.5	10	ns
_	Operating Frequency		143	133	100	MHz
tcac	CAS Latency		3	3	3	cycle
trcd	Active Command To Read/Write Command Delay Time		3	3	3	cycle
trac	RAS Latency (tRCD + tCAC)	CAS Latency = 3	6	6	6	cycle
trc	Command Period (REF to REF / ACT to ACT)		10	9	9	cycle
tras	Command Period (ACT to PRE)		7	6	6	cycle
trp	Command Period (PRE to ACT)		3	3	3	cycle
trrd	Command Period (ACT[0] to ACT [1])		2	2	2	cycle
tccd	Column Command Delay Time (READ, READA, WRIT, WRITA)		1	1	1	cycle
tdpl	Input Data To Precharge Command Delay Time		2	2	2	cycle
tDAL	Input Data To Active/Refresh Command Delay Time (During Auto-Precharge)		5	5	5	cycle
trbd	Burst Stop Command To Output in HIGH-Z Delay Time (Write)	CAS Latency = 3	3	3	3	cycle
twbd	Burst Stop Command To Input in Invalid Delay Time (Write)		0	0	0	cycle
tral	Precharge Command To Output in HIGH-Z Delay Time (Read)	CAS Latency = 3	3	3	3	cycle
twdl	Precharge Command To Input in Invalid Delay Time (Write)		0	0	0	cycle
tpqL	Last Output To Auto-Precharge Start Time (Read)	CAS Latency = 3	-2	-2	-2	cycle
tqmd	DQM To Output Delay Time (Read)		2	2	2	cycle
tomo	DQM To Input Delay Time (Write)		0	0	0	cycle
tmrd	Mode Register Set To Command Delay Time		2	2	2	cycle



Ordering Information – VDD = 3.3V

Commercial Range: (0°C to +70°C)

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
16Mx16	143	7	IS42SM16160D-7BL	54-Ball BGA, Lead-free
8Mx32	133	7.5	IS42SM32800D-75BL	90-Ball BGA, Lead-free

Industrial Range: (-40°C to 85°C)

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
32Mx8	143	7	IS42SM83200D-7TLI	54-pin TSOP II, Lead-free
16Mx16	143	7	IS42SM16160D-7TLI	54-pin TSOP II, Lead-free
			IS42SM16160D-7BLI	54-Ball BGA, Lead-free
	100	10	IS42SM16160D-10TLI	54-pin TSOP II, Lead-free
			IS42SM16160D-10BLI	54-Ball BGA, Lead-free
8Mx32	133	7.5	IS42SM32800D-75TLI	86-pin TSOP II, Lead-free
			IS42SM32800D-75BLI	90-Ball BGA, Lead-free
	100	10	IS42SM32800D-10TLI	86-pin TSOP II, Lead-free
			IS42SM32800D-10BLI	90-Ball BGA, Lead-free



Ordering Information – VDD = 2.5V

Commercial Range: (0°C to +70°C)

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
16Mx16	143	7	IS42RM16160D-7BL	54-Ball BGA, Lead-free
8Mx32	133	7.5	IS42RM32800D-75BL	90-Ball BGA, Lead-free

Industrial Range: (-40°C to 85°C)

Configuration	Frequency (MHz)	Speed (ns)	Order Part No.	Package
32Mx8	143	7	IS42RM83200D-7TLI	54-pin TSOP II, Lead-free
16Mx16	143	7	IS42RM16160D-7TLI	54-pin TSOP II, Lead-free
			IS42RM16160D-7BLI	54-Ball BGA, Lead-free
	100	10	IS42RM16160D-10TLI	54-pin TSOP II, Lead-free
			IS42RM16160D-10BLI	54-Ball BGA, Lead-free
8Mx32	133	7.5	IS42RM32800D-75TLI	86-pin TSOP II, Lead-free
			IS42RM32800D-75BLI	90-Ball BGA, Lead-free
	100	10	IS42RM32800D-10TLI	86-pin TSOP II, Lead-free
			IS42RM32800D-10BLI	90-Ball BGA, Lead-free



