

GS2993 Functional Block Diagram

Revision History

Version	ECO	PCN	Date	Changes and/or Modifications
5	036903	_	May 2017	Updated Figure 6-3. Updated document with latest corporate template.
4	158394	_	August 2012	Updates in GS2993 Pin Descriptions, Table 2-1: DC Electrical Characteristics, and Input/Output Circuits.
3	157634	_	February 2012	Added pull-down resistor to Figure 3-5. Updated the descriptions for the BYPASS and SLEEP pins in Table 1-1. Clarification to column headings in Table 4-1.
2	157164	_	November 2011	Updated the descriptions for the GAIN_SEL and SQ_ADJ pins in Table 1-1 to indicate that they have internal pull-down resistors.
1	155124	_	October 2010	Converted to Data Sheet. Increased cable length to 220m at 1.485Gb/s. Revised CLI Output Voltage Range in Table 2-1: DC Electrical Characteristics.
0	154343	_	June 2010	Converted to Preliminary Data Sheet. Changes to the Power Consumption numbers in Table 2-1: DC Electrical Characteristics and the Jitter numbers in Table 2-2: AC Electrical Characteristics. Added Figure 4-2: Cable Length Indicator Output.
В	153758	_	March 2010	Removed the 470nF capacitor (between \overline{AGC} and GND) from Figure 5-1: GS2993 Typical Application Circuit.
А	153234		January 2010	New document.

GS2993 Final Data Sheet Rev. 5 GENDOC-053966 May 2017

Contents

1. P	in Out	4
	1.1 GS2993 Pin Assignment	4
	1.2 GS2993 Pin Descriptions	4
2. E	lectrical Characteristics	7
	2.1 Absolute Maximum Ratings	7
	2.2 DC Electrical Characteristics	7
	2.3 AC Electrical Characteristics	. 10
3. lr	put/Output Circuits	. 12
4. D	etailed Description	. 14
	4.1 Serial Data Inputs	. 14
	4.2 Cable Equalization	. 14
	4.3 Serial Digital Outputs	. 14
	4.4 Programmable Squelch Adjust (SQ_ADJ)	. 15
	4.5 Carrier Detect, Sleep, and Auto-Sleep	. 16
	4.6 GAIN_SEL	. 17
	4.7 Adjustable Output Swing, De-Emphasis and Mute	. 17
	4.8 Cable Length Indicator (CLI)	. 18
5. A	pplication Information	. 19
	5.1 High Gain Adaptive Cable Equalizers	. 19
	5.2 PCB Layout	. 19
	5.3 Typical Application Circuit	. 20
6. P	ackage & Ordering Information	. 21
	6.1 Package Dimensions	. 21
	6.2 Packaging Data	. 21
	6.3 Recommended PCB Footprint	. 22
	6.4 Marking Diagram	. 22
	6.5 Solder Reflow Profiles	. 23
	6.6 Ordering Information	. 23

1. Pin Out

1.1 GS2993 Pin Assignment




Figure 1-1: GS2993 Pin Assignment

1.2 GS2993 Pin Descriptions

Table 1-1: GS2993 Pin Descriptions

Pin Number	Name	Timing	Туре	Description
1	VCC_A	Analog	Power	Most positive power supply connection for the input buffer, core and control circuits of the device. Connect to +3.3V DC.
2	VEE_A	Analog	Power	Most negative power supply connection for the input buffer, core and control circuits. Connect to GND.
3, 4	SDI, SDI	Analog	Input	Serial digital differential input.
5	GAIN_SEL	Not Synchronous	Input	Input Sensitivity Control. When LOW, the sensitivity is 800mV. When HIGH, the sensitivity is 400mV. Includes an internal pull-down resistor.

Table 1-1: GS2993 Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
				External AGC capacitor.
6,7	AGC, AGC	Analog	_	Connect pin 5 and pin 6 together as shown in the Typical Application Circuit on page 20.
				Core Bypass control signal input.
8	BYPASS	Not Synchronous	Input	Forces the equalizing and DC restore stages into Bypass mode when HIGH. No equalization occurs in this mode.
				Includes an internal pull-down resistor.
				Squelch Threshold Adjust.
9	SQ_ADJ	Analog	Input	Adjusts the input signal amplitude threshold of the carrier detect function. The output can be muted when the input signal amplitude is too low by connecting the \overline{CD} and OP_CTL pins together through some external components. In this case, when \overline{CD} is LOW (0V), OP1_CTL and/or OP2_CTL are forced LOW (0V), and when \overline{CD} is HIGH (2.5V), OP1_CTL and/or OP2_CTL are forced HIGH (3.3V). The input level at which the part is muted can be set through the SQ_ADJ pin through suitable voltage variances as described in Section 4.4. Note : when the SQ_ADJ functionality is used and/or in auto_mute, the auto sleep feature is not allowed, and the SLEEP pin should be left open. Includes an internal pull-down resistor.
				includes an internal pull-down resistor.
10	OP2_EN	_	Input	Output 2 Enable. When HIGH, Output 2 is operational. When LOW, Output 2 is powered-down and the outputs are both at VCC_O2. Includes an internal pull down resistor.
				CONTROL SIGNAL INPUT
				Controls the Output Swing, De-emphasis, and Mute features of SDO and $\overline{\text{SDO}}$ from output 2.
11	OP2_CTL	Not Synchronous	Input	When connected to GND, the output swing is 800mV with no de-emphasis. When connected to the 3.3V analog power supply, the output is MUTED.
				Includes an internal pull down resistor.
				See Section 4.7 for all other control options.
12	VCC_02	Analog	Power	Most positive power supply connection for the output buffer for output 2.
				Connect to 1.2 to 3.3V.
13, 14	SDO2, SDO2	Analog	Output	Equalized serial digital differential output 2.
15	VEE_02	Analog	Power	Most negative power supply connection for the output buffer for output 2. Connect to GND.
16	VEE_01	Analog	Power	Most negative power supply connection for the output buffer for output 1. Connect to GND.

GS2993 Final Data Sheet Rev. 5 GENDOC-053966 May 2017

www.semtech.com

Table 1-1: GS2993 Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
17, 18	SDO1, SDO1	Analog	Output	Equalized serial digital differential output.
19	VCC_01	Analog	Power	Most positive power supply connection for the output buffer for output 1.
				Connect to 1.2 to 3.3V.
				CONTROL SIGNAL INPUT
				Controls the Output Swing, De-emphasis, and Mute features of SDO and $\overline{\text{SDO}}$ from output 1.
20	OP1_CTL	_	Input	When connected to GND, the output swing is 800mV with no de-emphasis. When connected to the 3.3V analog power supply, the output is MUTED.
				Includes an internal pull down resistor.
				See Section 4.7 for all other control options.
				Output 1 Enable.
				When HIGH, Output 1 is operational.
21	OP1_EN	_	Input	When LOW, Output 1 is powered-down and the outputs are both at VCC_O1.
				Includes an internal pull up resistor.
22	CLI	_	Output	Cable Length Indicator.
				CONTROL SIGNAL INPUT
22	CLEED	Not	l	When set HIGH, the GS2993 is powered-down except for the Carrier
23	SLEEP	Synchronous	Input	Detect functionality.
				Includes an internal pull-down resistor.
				Carrier Detect status signal output.
				Signal levels are LVCMOS/LVTTL compatible.
24	CD	Not Synchronous	Output	Indicates presence of a good input signal. When the $\overline{\text{CD}}$ pin is LOW, a good input signal has been detected. When this pin is HIGH, the input signal is invalid.
				This pin will indicate loss of carrier for all supported data rates.
_	Center Pad	_	Power	Internally bonded to VEE_A.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter	Value
Supply Voltage - Core	-0.5V to +3.6V DC
Supply Voltage - Output Driver	-0.5V to +3.6V DC
Input ESD Voltage (HBM)	5kV
Storage Temperature Range	-50°C < T _s < 125°C
Input Voltage Range (any input)	-0.3 to (V _{CC_A} +0.3)V
Operating Temperature Range	-40°C to +85°C
Solder Reflow Temperature	260°C

2.2 DC Electrical Characteristics

Table 2-1: DC Electrical Characteristics

 $V_{CC_A} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Supply Voltage - Core	V_{CC_A}	_	3.135	3.3	3.465	V	_
	V _{CC} _01 & V _{CC} _02	_	1.14	1.2	1.26	V	1
Supply Voltage - Output Driver		_	2.375	2.5	2.625	V	1
		_	3.135	3.3	3.465	V	1

Table 2-1: DC Electrical Characteristics (Continued)

 $V_{CC_A} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
		$T_A = 25$ °C, $V_{CC}_01 = 1.2V$, $V_{CC}_02 = off$ Output Swing = 400mV	_	165	_	mW	2
Power Consumption	P_{D}	$T_A = 25$ °C, $V_{CC}_01 = 1.2V$, $V_{CC}_02 = 1.2V$ Output Swing = 400mV	_	207	_	mW	2
		$T_A = 25$ °C, $V_{CC}_01 = 1.2V$, $V_{CC}_02 = 1.2V$ Output Swing = 800mV	_	226	_	mW	2
		$T_A = 25$ °C, $V_{CC}_01 = 3.3V$, $V_{CC}_02 = off$ Output Swing = 400mV	_	184	_	mW	2
	P_{D}	$T_A = 25$ °C, $V_{CC}_01 = 3.3V$, $V_{CC}_02 = off$ Output Swing = 800mV	_	215	_	mW	2
Power Consumption		$T_A = 25$ °C, $V_{CC_}01 = 3.3V$, $V_{CC_}02 = 3.3V$ Output Swing = 400mV	_	241	_	mW	2
		$T_A = 25^{\circ}\text{C},$ $V_{CC}_{01} = 3.3\text{V},$ $V_{CC}_{02} = 3.3\text{V}$ Output Swing = 800mV	_	303	_	mW	2
Supply Current - Core	I _s	T _A = 25°C Both outputs on	_	57.3	_	mA	3

Table 2-1: DC Electrical Characteristics (Continued)

 $V_{CC_A} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Supply Current - Output Driver (for each output)	l _{Output} Driver	$T_A = 25^{\circ}\text{C},$ $V_{CC}_{01} = 3.3\text{V}$ $V_{CC}_{02} = 3.3\text{V}$ $\Delta V_{SDO} = 800\text{mV}$	_	17.3	_	mA	_
Supply Current - Output Driver (for each output)	l _{Output} Driver	$T_A = 25^{\circ}\text{C},$ $V_{CC}_{01} = 3.3\text{V}$ $V_{CC}_{02} = 3.3\text{V}$ $\Delta V_{SDO} =$ 400mV	_	8.9	_	mA	_
Input Common Mode Voltage	V _{CMIN}	T _A = 25°C	_	1.8	_	V	_
SQ_ADJ DC Voltage (to mute signal)	_	0m, T _A = 25°C	_	3.2	_	V	_
SQ_ADJ Range	_	$T_A = 25$ °C	_	0.9	_	V	_
CLI Output Voltage Range (referenced to V _{CC_A})	_	T _A = 25°C	_	0.6 to 2.0	_	V	_
CD Output Voltage	V _{CD(OH)}	Carrier not present	2.0	_	_	V	_
· ·	V _{CD(OL)}	Carrier present	_	_	0.4	V	_
Sleep, GAIN_SEL, BYPASS, OP1_EN, OP2_EN Input High Level Voltage	V _{IH}	_	1.7	_	_	V	4
Sleep, GAIN_SEL, BYPASS, OP1_EN, OP2_EN Input Low Level Voltage	V _{IL}	_	_	_	0.7	V	4

Notes:

- 1. $V_{CC\ O}$ operates from 1.2V through 3.3V (+/-5%).
- 2. De-emphasis off.
- 3. An additional 6mA when de-emphasis is enabled (dual-output mode).
- 4. Digital pins are 2.5V, but 3.3V tolerant.

2.3 AC Electrical Characteristics

Table 2-2: AC Electrical Characteristics

 $V_{CC_A} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial input data rate	DR _{SDO}	_	143	_	2970	Mb/s	_
January Valta era Corina	AV/	T _A =25°C, differential, 270Mb/s and 1.485Gb/s	720	800	950	${\rm mV_{pp}}$	1
Input Voltage Swing	ΔV_{SDI}	T _A =25°C, differential, 2.97Gb/s	720	800	880	${\rm mV_{pp}}$	1
Output Voltage Swing	۸۷	100Ω load, T_A = 25°C, differential, OP_CTL set for high swing	_	800	_	mV_pp	2
Output Voltage Swing	ΔV_{SDO}	100Ω load, T_A =25°C, differential, OP_CTL set for low swing	_	400	_	mV _{pp}	2
	_	2.97Gb/s Belden 1694A: 0-120m SDO1 only	_	_	0.25	UI	3,6
	_	2.97Gb/s Belden 1694A: 0-120m SDO1 and SDO2 enabled	_	_	0.3	UI	3,6
Output Jitter of Various Cable Lengths and Data	_	2.97Gb/s Belden 1694A: 120-140m	_	0.3	_	UI	4,6
Rates	_	1.485Gb/s Belden 1694A: 0-180m	_	_	0.25	UI	3,6
	_	1.485Gb/s Belden 1694A: 180-220m	_	0.25	_	UI	4,6
	_	270Mb/s Belden 1694A: 0-400m	_		0.2	UI	3, 6
Output Rise/Fall time	_	2.97Gb/s & 1.485Gb/s 20% - 80%	_	75	_	ps	_
·		270Mb/s	_	150	_	ps	_
Mismatch in rise/fall time	_	_	_	_	30	ps	_
Duty cyclo distortion		3G/HD	_	_	30	ps	_
Duty cycle distortion		SD	_		55	ps	
Overshoot	_	_	_	_	10	%	_
Input Return Loss	_	_	15	21	_	dB	5
Input Resistance		single-ended	_	1.9	_	kΩ	_

GS2993 Final Data Sheet Rev. 5 GENDOC-053966 May 2017

Table 2-2: AC Electrical Characteristics (Continued)

 $V_{CC\ A} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise shown


Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Input Capacitance	_	single-ended	_	1.3	_	pF	_
Output Resistance	_	single-ended	_	50	_	Ω	_

Notes:

- 1. 0m cable length.
- 2. OP_CTL refers to either OP1_CTL or OP2_CTL
- 3. All parts are production tested. In order to guarantee jitter over the full range of specification (V_{CC_A} , V_{CC_01} & V_{CC_02} = 3.3V ±5%, T_A = -40°C to +85°C, and 720-880mV launch swing from the SDI cable driver) the recommended applications circuit must be used.
- 4. Based on characterization data using the recommended applications circuit, at V_{CC_A}, V_{CC_01} & V_{CC_02} = 3.3V, T_A = 25°C and 800mV launch swing from the SDI cable driver.
- 5. Tested on a GS2993 board from 5MHz to 3GHz.
- 6. $GAIN_SEL = 0$.

GS2993 Final Data Sheet Rev. 5 GENDOC-053966 May 2017

3. Input/Output Circuits






Figure 3-1: Input Equivalent Circuit

Figure 3-2: SQ_ADJ Equivalent Circuit




Figure 3-3: Output Circuit




Figure 3-4: OP1_EN Circuit




Figure 3-5: SLEEP, OP2_EN, BYPASS, and GAIN_SEL Circuit




Figure 3-6: CD Circuit




Figure 3-7: OP1_CTL




Figure 3-8: OP2_CTL

4. Detailed Description

The GS2993 is a high-speed BiCMOS IC designed to equalize serial digital signals. The GS2993 can equalize 3Gb/s, HD and SD serial digital signals, and will typically equalize 140m of Belden 1694A cable at 2.97Gb/s, 220m at 1.485Gb/s and 400m at 270Mb/s. The GS2993 can be powered from a single +3.3V power supply. When using 1.2V CML, the GS2993 typically consumes approximately 200mW of power. The GS2993 features dual independently controlled outputs, and can be operated from a single +3.3V power supply.

4.1 Serial Data Inputs

The Serial Data signal can be connected to the input pins (*SDI/SDI*) in either a differential or single-ended configuration. AC-coupling of the inputs is recommended, as the *SDI* and *SDI* inputs are internally biased at approximately 1.8V.

4.2 Cable Equalization

The input signal passes through a variable gain equalizing stage, whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC-restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC-coupling.

4.3 Serial Digital Outputs

The GS2993 features dual independently controlled outputs. The digital output signals have a nominal voltage of either $800 \text{mV}_{\text{p-p}}$ or $400 \text{mV}_{\text{p-p}}$, as set by the *OP1_CTL* pin for *SDO1* and *OP2_CTL* pin for *SDO2*.

Table 4-1 below shows the typical output voltage levels across different common mode voltages and swing values.

GS2993 Final Data Sheet Rev. 5 GENDOC-053966 May 2017 www.semtech.com 14 of 24
Semtech
Propietary & Confidential

Table 4-1: Typical Output Voltage Levels

Supply Voltage - Output Driver	400mV _{p-p} Swing (DC-coupled Output)	400mV _{p-p} Swing (AC-coupled Output)	800mV _{p-p} Swing (DC-coupled Output)	800mV _{p-p} Swing (AC-coupled Output)
3.3V	3.2V	3.1V	3.1V	2.9V
2.5V	2.4V	2.3V	2.3V	2.1V
1.8V	1.7V	1.6V	1.6V	1.4V
1.2V	1.1V	1V	1V	0.8V

4.4 Programmable Squelch Adjust (SQ_ADJ)

The GS2993 incorporates a programmable Squelch Adjust (SQ_ADJ) threshold.

This feature can be useful in applications where there are multiple input channels using the GS2993 and the maximum gain can be limited to avoid crosstalk.

The SQ_ADJ pin acts to change the threshold of the Carrier Detect (\overline{CD}) pin, through voltage level variances. When the input signal drops below a certain threshold, the \overline{CD} pin will be driven HIGH, indicating that there is not a valid input signal. In applications where programmable squelch adjust is not required, the SQ_ADJ pin may be left unconnected. Figure 4-1 shows the relationship between the SQ_ADJ voltage and cable length at which \overline{CD} will assert or de-assert.

This feature has been designed for use in applications such as routers, where signal crosstalk and circuit noise cause the Equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference does not solve this problem, since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.

Note: SQ_ADJ is designed to operate when the device is in manual sleep mode. In this situation, \overline{CD} should not be connected to SLEEP.




Figure 4-1: SQ_ADJ vs. Cable Length (V_{CC}=3.3V, room temperature, 800mV launch swing)

4.5 Carrier Detect, Sleep, and Auto-Sleep

The GS2993 includes a *SLEEP* input pin, which allows the application interface to put the GS2993 into a low-power sleep mode, consuming less than 30mW. Set the *SLEEP* pin HIGH to place the chip in its sleep state. In this mode, the Carrier Detect output will still function in order to detect valid Serial Digital Input.

The Carrier Detect output pin (\overline{CD}) indicates the presence of a valid signal at the input of the GS2993. When \overline{CD} is LOW, the device has detected a valid input on \overline{SDI} . When \overline{CD} is HIGH, the device has not detected a valid input.

The Carrier Detect output still functions when the GS2993 is in sleep mode, such that a valid Serial Digital Input can be detected at all times. In the sleep state, the carrier detect functionality requires that the *GAIN_SEL* input be set to 0.

Auto-Sleep can be enabled by connecting \overline{CD} to *SLEEP*. When connected, the GS2993 will automatically go into standby mode when there is a loss of Serial Digital Input signal.

Note 1: \overline{CD} will only detect loss of carrier for data rates greater than 19Mb/s.

Note 2: If the maximum cable length is exceeded (set by the SQ_ADJ pin) and the device is not in Bypass mode, the \overline{CD} pin will not be driven LOW, even if a carrier is present.

Note 3: If the \overline{CD} is connected to *SLEEP*, SQ_ADJ should either be left open, or connected to ground.

Table 4-2: Sleep Input Table

Sleep	Function
0	The GS2993 operates normally
1	The GS2993 enters sleep mode. CD output remains valid

Table 4-3: CD Output Table

CD	Input Status	
0	Valid Input on SDI, SDI pins	
1	Input is not valid	

4.6 GAIN_SEL

The GS2993 has an option of compensating for 6dB of flat attenuation in applications where there has been some type of attenuation prior to the equalizer.

Table 4-4: GAIN_SEL Input Table

GAIN_SEL	Function	
0	No flat band gain is applied	
1	6dB of flat attenuation will be compensated by the equalizer.	

4.7 Adjustable Output Swing, De-Emphasis and Mute

With the GS2993, the *OP1_CTL* input pin determines the output swing and de-emphasis settings for the first output, with *OP2_CTL* controlling the second output.

The *OP1_CTL* and *OP2_CTL* pins are both analog inputs to allow different combinations of output swing, de-emphasis and mute. The possible values are listed in Table 4-5 below:

Table 4-5: OP1_CTL and OP2_CTL Functions and Levels

Level	Swing	De-emphasis	Mute	Voltage
0	800mV	Off	N	0
1	800mV	2dB	N	1 x (V _{CC_A})/8
2	800mV	4dB	N	2 x (V _{CC_A})/8
3	800mV	6dB	N	3 x (V _{CC_A})/8
4	400mV	Off	N	4 x (V _{CC_A})/8
5	400mV	2dB	N	5 x (V _{CC_A})/8
6	400mV	4dB	N	6 x (V _{CC_A})/8
7	400mV	6dB	N	7 x (V _{CC_A})/8
8	400mV	N/A	Υ	V _{CC_A}

Auto_mute can be enabled by connecting \overline{CD} to OP_CTL through external components, such that when \overline{CD} is HIGH (2.5V), OP_CTL is forced HIGH (3.3V) and when \overline{CD} is LOW (0V), OP_CTL is forced LOW (0V). The input level at which the part is muted can be set by the SQ_ADJ pin through suitable voltage variances as described in Section 4.4.

Note: When *SQ_ADJ* functionality is used and/or in Auto_mute, the *SLEEP* pin should be left open.

4.8 Cable Length Indicator (CLI)

The GS2993 has a Cable Length Indicator output. This is an analog voltage in the range of 0V to 3.3V, varying monotonically with input cable length. See Figure 4-2 and Table 4-6 below.




Figure 4-2: Cable Length Indicator Output

Table 4-6: Cable Length Indicator Output

Cable Length (m)	0	120	140	160	200	300	400
CLI (V)	0.62	1.00	1.06	1.13	1.29	1.58	1.98

Note: The CLI output voltage is referenced to V_{CC_A} .

5. Application Information

5.1 High Gain Adaptive Cable Equalizers

The GS2993 is a Semtech multi-rate adaptive cable equalizer. In order to achieve industry-leading 3Gb/s cable lengths, it is necessary to have high-gain in the equalizer.

A video cable equalizer must provide wide band gain over a range of frequencies in order to accommodate the range of data rates and signal patterns that are present in a SMPTE compliant serial video stream.

The GS2993 has an increase in gain over the GS2974A at critical HD and 3Gb/s frequencies, and because of this, the GS2993 may be sensitive to signals at the input that the GS2974A will not be sensitive to.

Small levels of signal or noise present at the input pins of the Equalizer may cause chatter at the output. In order to prevent this from happening, particular attention must be paid to board layout.

5.2 PCB Layout

Special attention must be paid to component layout when designing Serial Digital Interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:

- PCB trace width for 3Gb/s rate signals is closely matched to SMT component width to minimize reflections due to change in trace impedance
- The PCB ground plane is removed under the GS2993 input components to minimize parasitic capacitance
- The PCB ground plane is removed under the GS2993 output components to minimize parasitic capacitance
- High-speed traces are curved to minimize impedance changes

5.3 Typical Application Circuit





Figure 5-1: GS2993 Typical Application Circuit

6. Package & Ordering Information

6.1 Package Dimensions




TOP VIEW

NOTE:

1) TSLP AND SLP SHARE THE SAME EXPOSE OUTLINE BUT WITH DIFFERENT THICKNESS:

		TSLP	SLP
	MAX.	0.800	0.900
Α	NOM.	0.750	0.850
	MIN.	0.700	0.800






Figure 6-1: Package Dimensions

6.2 Packaging Data

Table 6-1: Packaging Data

Parameter	Value
Package Type	4mm x 4mm 24-pin QFN
Package Drawing Reference	JEDEC M0220
Moisture Sensitivity Level	1
Junction to Case Thermal Resistance, $\theta_{\text{j-c}}$	31.0°C/W
Junction to Air Thermal Resistance, θ_{j-a} (at zero airflow)	43.8°C/W
Psi, ψ	11.0°C/W
Pb-free and RoHS compliant	Yes

6.3 Recommended PCB Footprint




Figure 6-2: Recommended PCB Footprint

The Center Pad should be connected to the most negative power supply plane for analog circuitry in the device ($V_{\text{EE}\ A}$) by a minimum of 5 vias.

Note: Suggested dimensions only. Final dimensions should conform to customer design rules and process optimizations.

6.4 Marking Diagram




Figure 6-3: Marking Diagram

6.5 Solder Reflow Profiles

The GS2993 is available in a Pb-free package. It is recommended that the Pb-free package be soldered with Pb-free paste using the reflow profile shown in Figure 6-4.




Figure 6-4: Maximum Pb-free Solder Reflow Profile

6.6 Ordering Information

Table 6-2: Ordering Information

	Part Number	Package	Temperature Range
GS2993	GS2993-INE3	24-pin QFN	-40°C to 85°C
GS2993	GS2993-INTE3	24-pin QFN Tape & Reel (250pcs)	-40°C to 85°C
GS2993	GS2993-INTE3Z	24-pin QFN Tape & Reel (2500pcs)	-40°C to 85°C



IMPORTANT NOTICE

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2017

Contact Information

Semtech Corporation 200 Flynn Road, Camarillo, CA 93012 Phone: (805) 498-2111, Fax: (805) 498-3804 www.semtech.com

GS2993 Final Data Sheet Rev. 5 GENDOC-053966 May 2017 24 of 24 Semtech Propietary & Confidential