

Ordering Information

Part Number	(RoHS) Compliant	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN	
					60747-5-5	Quantity
ACPL-M71T	-000E	SO-5	X			100 per tube
	-060E		X		X	100 per tube
	-500E		X	X		1500 per reel
	-560E		X	X	X	1500 per reel
ACPL-M72T	-000E	SO-5	X			100 per tube
	-060E		X		X	100 per tube
	-500E		X	X		1500 per reel
	-560E		X	X	X	1500 per reel


To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

For example, the part number ACPL-M71T-500E describes a device with a surface mount SOIC-5 package; delivered in Tape and Reel with 1500 parts per reel; and full RoHS compliance.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Package Dimensions

ACPL-M71T / ACPL-M72T (JEDEC MO-155 Package)




DIMENSIONS IN MILLIMETERS (INCHES)

* MAXIMUM MOLD FLASH ON EACH SIDE IS 0.15 mm (0.006)

NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Land Pattern Recommendation



Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Note: Non-halide flux should be used.

Regulatory Information

The ACPL-M71T and ACPL-M72T are approved by the following organizations:

UL

Approved under UL 1577, component recognition program up to $V_{ISO} = 4000 V_{RMS}$.

IEC/EN/DIN EN 60747-5-5

IEC 60747-5-5:
EN 60747-5-5:
DIN EN 60747-5-5:

CSA

Approved under CSA Component Acceptance Notice #5.

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(I01)	>5	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(I02)	>5	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Insulation thickness between emitter and detector; also known as distance through insulation.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIa		Material Group (DIN VDE 0109)

IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristics

Description	Symbol	ACPL-M71T/ ACPL-M72T	Units
Maximum Working Insulation Voltage	V _{IORM}	567	V _{PEAK}
Input to Output Test Voltage, Method b [†] V _{IORM} x 1.875 = V _{PR} , 100% Production Test with t _m = 1 sec, Partial Discharge < 5 pC	V _{PR}	1063	V _{PEAK}
Input to Output Test Voltage, Method a [†] V _{IORM} x 1.6 = V _{PR} , Type and Sample Test, t _m = 10 sec, Partial Discharge < 5 pC	V _{PR}	907	V _{PEAK}
Highest Allowable Overvoltage [†] (Transient Overvoltage, t _{ini} = 60 sec)	V _{IOTM}	6000	V _{PEAK}
Safety Limiting Values (Maximum values allowed in the event of a failure, also see Thermal Derating curve, Figure 11.)			
Case Temperature	T _s	150	°C
Input Current	I _{s, INPUT}	150	mA
Output Power	P _{s, OUTPUT}	600	mW
Insulation Resistance at T _s , V _{IO} = 500 V	R _{IO}	≥10 ⁹	Ω

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Condition
Storage Temperature	T _S	-55	+130	°C	
Ambient Operating Temperature ^[1]	T _A	-40	+125	°C	
Supply Voltages	V _{DD}	0	6.5	V	
Output Voltage	V _O	-0.5	V _{DD} + 0.5	V	
Average Forward Input Current	I _F	-	20.0	mA	
Peak Transient Input Current (I _F at 1 μs pulse width, <10% duty cycle)	I _{F(TRAN)}		1 80	A mA	<1 μs Pulse Width, 300 pps <1 μs Pulse Width, <10%Duty Cycle
Reverse Input Voltage	V _r	-	5	V	
Input Power Dissipation	P _I		40	mW	
Output Power Dissipation	P _O		30	mW	
Lead Solder Temperature			260 °C for 10 sec., 1.6 mm below seating plane		
Solder Reflow Temperature Profile			See Solder Reflow Temperature Profile Section		

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature	T _A	-40	+125	°C
Supply Voltages	V _{DD}	3.0	5.5	V
Forward Input Current	I _{F(ON)}	4.0	15	mA
Forward Off State Voltage	V _{F(OFF)}		0.8	V
Input Threshold Current	I _{TH}		3.5	mA

Electrical Specifications

Over recommended temperature ($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$), $3.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$. All typical specifications are at $T_A=+25^\circ\text{C}$, $V_{DD}=+5\text{V}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig
Input Capacitance	C_{IN}		90		pF		
Input Reverse Breakdown Voltage	BV_R	5.0			V	$I_R = 10 \mu\text{A}$	
Logic High Output Voltage	V_{OH}	$V_{DD}-0.6$			V	$I_{OH} = -4\text{mA}$	4
Logic Low Output Voltage	V_{OL}		0.6		V	$I_{OL} = 4\text{mA}$	3
Logic Low Output Supply Current	I_{DDL}		0.9	1.5	mA		
Logic High Output Supply Current	I_{DDH}		0.9	1.5	mA		
LED Forward Voltage	V_f	1.45 1.25	1.5 1.5	1.75 1.85	V	$I_F=10\text{mA}, T_a=25^\circ\text{C}$ $I_F=10\text{mA}, T_a= -40^\circ\text{C} \sim 125^\circ\text{C}$	
Vf Temperature Coeficient			-1.5		mV/°C		

ACPL-M71T High Speed Mode Switching Specifications

Over recommended temperature ($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$), $4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$. All typical specifications are at $T_A=+25^\circ\text{C}$, $V_{DD} = 5\text{V}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig	Note
Propagation Delay Time to Logic Low Output ^[1]	t_{PHL}		26	35	ns	$V_{in}=4.5\text{V}-5.5\text{V}$, $R_{in}=390\Omega +/-5\%$, $C_{in}=100\text{pF}$, $C_L=15\text{pF}$	5,6,11	1,2,3
Propagation Delay Time to Logic High Output ^[1]	t_{PLH}		26	35	ns			
Pulse Width Distortion ^[2]	PWD		0	12	ns			
Propagation Delay Skew ^[3]	t_{PSK}			15	ns			
Output Rise Time (10% – 90%)	t_R		10		ns			
Output Fall Time (90% - 10%)	t_F		10		ns			
Common Mode Transient Immunity at Logic High Output ^[4]	$ CM_H $	15	25		kV/μs	$V_{in}=0\text{V}$ $R_{in}=390\Omega +/-5\%$, $C_{in}=100\text{pF}$, $V_{cm}=1000\text{V}$, $T_A=25^\circ\text{C}$	12	4
Common Mode Transient Immunity at Logic High Output ^[5]	$ CM_L $	15	25		kV/μs	$V_{in}=4.5\text{V}-5.5\text{V}$, $R_{in}=390\Omega +/-5\%$, $C_{in}=100\text{pF}$, $V_{cm}=1000\text{V}$, $T_A=25^\circ\text{C}$	13	5

ACPL-M72T Low Power Mode Switching Specifications

Over recommended temperature (-40°C to +125°C), 3.0V ≤ V_{DD} ≤ 5.5V. All typical specifications at +25°C and V_{DD} = 5V

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig	Note
Propagation Delay Time to Logic Low Output ^[1]	t _{PHL}		60	100	ns	I _F =4mA, C _L =15pF	7,8, 9,10, 14	1,2,3
Propagation Delay Time to Logic High Output ^[1]	t _{PLH}		35	100	ns			
Pulse Width Distortion ^[2]	PWD		25	50	ns			
Propagation Delay Skew ^[3]	t _{PSK}			60	ns			
Output Rise Time (10% – 90%)	t _R		10		ns			
Output Fall Time (90% - 10%)	t _F		10		ns			
Common Mode Transient Immunity at Logic High Output ^[4]	CM _H	25	40		kV/μs	Using Avago LED Driving Circuit, V _{IN} =0V, R ₁ =350Ω+/-5%, R ₂ =350Ω+/-5%, V _{CM} =1000V, T _A =25°C	15	4
Common Mode Transient Immunity at Logic High Output ^[5]	CM _L	25	40		kV/μs	Using Avago LED Driving Circuit, V _{IN} =4.5-5.5V, R ₁ =350Ω+/-5%, R ₂ =350Ω, V _{CM} =1000V, T _A =25°C	16	5

Package Characteristics

All Typical at T_A = 25°C.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Input-Output Momentary Withstand Voltage	V _{ISO}	4000			V _{rms}	RH ≤ 50%, t = 1 min., T _A = 25°C
Input-Output Resistance	R _{I-O}		10 ¹⁴		Ω	V _{I-O} = 500 V dc
Input-Output Capacitance	C _{I-O}		0.6		pF	f = 1 MHz, T _A = 25°C

Notes:

1. t_{PHL} propagation delay is measured from the 50% (V_{in} or I_f) on the rising edge of the input pulse to 0.8V on the falling edge of the V_O signal. t_{PLH} propagation delay is measured from the 50% (V_{in} or I_f) on the falling edge of the input pulse to the 80% level of the rising edge of the V_O signal.
2. PWD is defined as |t_{PHL} - t_{PLH}|.
3. t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
4. CM_H is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
5. CM_L is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.

Performance Plots




Figure 1. Typical Diode Input Forward Current Characteristic




Figure 2. Typical Output Voltage vs Input Forward Current




Figure 3. Typical Logic Low Output Voltage vs Logic Low Output Current




Figure 4. Typical Logic High Output Voltage vs Logic High Output Current




Figure 5. ACPL-M71T (High Speed)Typical Propagation Delay vs Temperature




Figure 6. ACPL-M71T (High Speed)Typical Propagation Delay vs Forward Current - I_F




Figure 7. ACPL-M72T (5V) Typical Propagation Delay vs Temperature




Figure 8. ACPL-M72T (5V) Typical Propagation Delay vs Forward Current - If




Figure 9. ACPL-M72T (3V) Typical Propagation Delay vs Temperature




Figure 10. ACPL-M72T (3V) Typical Propagation Delay vs Input Forward Current

Test Circuit Diagrams

ACPL-M71T High Speed Mode:




Figure 11. High Speed Mode Test Circuit and Typical Waveform




Figure 12. High Speed Mode CMH Test Circuit and Typical Waveform




Figure 13. High Speed Mode CML Test Circuit and Typical Waveform

ACPL-M72T Low Power Mode:




Figure 14. Low Power Mode Switching Test Circuit and Typical Waveform




Figure 15. Low Power Mode High CMR, CMH Test Circuit





Figure 16. Low Power Mode High CMR, CML Test Circuit


Application Circuits



Truth Table

Vin	LED	Vout
L	ON	L
H	OFF	H

Figure 17. Recommended Application Circuit for ACPL-M71T High Speed Performance



Truth Table

Vin	LED	Vout
L	ON	L
H	OFF	H

Figure 18. Recommended Application Circuit for ACPL-M72T Low Power Performance

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, the A logo and R²Coupler™ are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2014 Avago Technologies. All rights reserved.
AV02-2180EN - June 30, 2014

AVAGO
TECHNOLOGIES