Contents STW25N60M2-EP

Contents

| 1 | Electric | cal ratings | 3 |
|---|----------|-------------------------------------|----|
| 2 | Electric | cal characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | cuits | 9 |
| 4 | Packag | e information | 10 |
| | 4.1 | TO-247 package information | 10 |
| 5 | Revisio | n history | 12 |



STW25N60M2-EP Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit | |
|--------------------------------|---|----------------|------|--|
| Vgs | Gate-source voltage | ± 25 | V | |
| I_D | Drain current (continuous) at T _C = 25 °C | 18 | Α | |
| I _D | Drain current (continuous) at T _C = 100 °C | 11.3 | Α | |
| I _{DM} ⁽¹⁾ | Drain current (pulsed) | 72 | Α | |
| P _{TOT} | Total dissipation at T _C = 25 °C | 150 | W | |
| dv/dt ⁽²⁾ | Peak diode recovery voltage slope | 15 | V/ns | |
| dv/dt ⁽³⁾ | MOSFET dv/dt ruggedness 50 | | V/ns | |
| T _{stg} | Storage temperature range | | °C | |
| Tj | Operating junction temperature range | - 55 to 150 °C | | |

Notes:

Table 3: Thermal data

| Symbol | ymbol Parameter | | Unit |
|-----------------------|---|------|------|
| R _{thj-case} | Thermal resistance junction-case max | 0.83 | °C/W |
| R _{thj-amb} | Thermal resistance junction-ambient max | 50 | °C/W |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AR} | Avalanche current, repetetive or not repetetive (pulse width limited by $T_{\text{jmax}})$ | 3.5 | Α |
| Eas | Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V) | 200 | mJ |

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq$ 18 A, di/dt \leq 400 A/ μ s; V_{DS peak} < V(BR)DSS, V_{DD} = 400 V

 $^{^{(3)}}V_{DS} \le 480 \text{ V}$

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off states

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---------------------------------------|--|------|-------|-------|------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ | 600 | | | ٧ |
| | Zoro goto voltago Drain | V _{GS} = 0 V, V _{DS} = 600 V | | | 1 | μΑ |
| IDSS | Zero gate voltage Drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$ | | | 100 | μΑ |
| Igss | Gate-body leakage current | V _{DS} = 0 V, V _{GS} = ±25 V | | | ±10 | μΑ |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ | 2 | 3 | 4 | V |
| R _{DS(on)} | Static drain-source on- resistance | V _{GS} = 10 V, I _D = 9 A | | 0.175 | 0.188 | Ω |

Notes:

Table 6: Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------------|---------------------------------------|---|------|------|------|------|
| Ciss | Input capacitance | | - | 1090 | ı | pF |
| Coss | Output capacitance | V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V | - | 56 | ı | pF |
| Crss | Reverse transfer capacitance | VBS- 100 V, 1 - 1 WH 12, VGS - 0 V | - | 1.6 | ı | pF |
| Coss eq. ⁽¹⁾ | Equivalent capacitance energy related | $V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V | - | 255 | - | pF |
| R _G | Intrinsic gate resistance | f = 1 MHz, I _D = 0 A | - | 7 | 1 | Ω |
| Qg | Total gate charge | arge (see Figure 16: "Test circuit for gate | - | 29 | ı | nC |
| Q_{gs} | Gate-source charge | | - | 6 | - | nC |
| Q_{gd} | Gate-drain charge | charge behavior") | - | 12 | - | nC |

Notes:

Table 7: Switching Energy

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------|---|---|------|------|------|------|
| _ | Turn-off energy time(from | $V_{DD} = 400 \text{ V}, I_D = 20 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ | - | 7 | - | μJ |
| E _(off) | 90% V _{GS} to 0 % I _D) | $V_{DD} = 400 \text{ V}, I_D = 4 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ | | 8 | - | μJ |

4/13 DocID028877 Rev 1

⁽¹⁾Defined by design, not subject to production test

 $^{^{(1)}}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS

Table 8: Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|-------------------------|--|------|------|------|------|
| t _{d(on)} | Turn-on delay time | V _{DD} = 300 V, I _D = 9 A R _G = 4.7 Ω, V _{GS} = 10 V | - | 15 | - | ns |
| t _r | Rise time | (see Figure 15: "Test circuit for resistive load" | | 10 | - | ns |
| t _{d(off)} | Turn-off- delay time | switching times" and Figure 20: "Switching time waveform") | - | 61 | - | ns |
| t f | Fall time | | - | 16 | - | ns |

Table 9: Source drain diode

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------------|---|------|------|------|------|
| I _{SD} | Source-drain current | | 1 | | 18 | А |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | | ı | | 72 | А |
| V _{SD} ⁽²⁾ | Forward on voltage | V _{GS} = 0 V, I _{SD} = 18 A | ı | | 1.6 | V |
| t _{rr} | Reverse recovery time | | 1 | 360 | | ns |
| Qrr | Reverse recovery charge | Isp = 18 A, di/dt = 100 A/µs, V _{DD} = 100 V (see Figure 17: "Test circuit for inductive load switching and diode recovery times") | | 5 | | μC |
| IRRM | Reverse recovery current | | | 28 | | А |
| t _{rr} | Reverse recovery time | | ı | 445 | | ns |
| Qrr | Reverse recovery charge | I _{SD} = 18 A, di/dt = 100 A/µs, V _{DD} = 100 V, T _j = 150 °C (see <i>Figure 17: "Test circuit for inductive load switching and diode</i> | | 6.5 | | μC |
| IRRM | Reverse recovery current | recovery times") | - | 29 | | А |


Notes:


577


⁽¹⁾Pulse width is limited by safe operating area


 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s,}$ duty cycle 1.5%


2.1 Electrical characteristics (curves)















6/13 DocID028877 Rev 1

STW25N60M2-EP Electrical characteristics






Figure 10: Turn-off switching loss vs drain current

Eoss GIPG261120141106ALS

12


10


8


6


4

0 1 2 3 4 5 6 I_D(A)









STW25N60M2-EP Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


12 V 47 KΩ 100 NF D.U.T.


VGS 1 KΩ 100 NF D.U.T.

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information

HEAT-SINK PLANE

BACK VIEW 0075325, H

Figure 21: TO-247 package outline

DocID028877 Rev 1

10/13

Table 10: TO-247 package mechanical data

| | • | | |
|--------|-------|-------|-------|
| Dim. | | mm. | |
| Dilli. | Min. | Тур. | Max. |
| А | 4.85 | | 5.15 |
| A1 | 2.20 | | 2.60 |
| b | 1.0 | | 1.40 |
| b1 | 2.0 | | 2.40 |
| b2 | 3.0 | | 3.40 |
| С | 0.40 | | 0.80 |
| D | 19.85 | | 20.15 |
| Е | 15.45 | | 15.75 |
| е | 5.30 | 5.45 | 5.60 |
| L | 14.20 | | 14.80 |
| L1 | 3.70 | | 4.30 |
| L2 | | 18.50 | |
| ØP | 3.55 | | 3.65 |
| ØR | 4.50 | | 5.50 |
| S | 5.30 | 5.50 | 5.70 |

Revision history STW25N60M2-EP

5 Revision history

Table 11: Document revision history

| Date | Revision | Changes |
|-------------|----------|----------------|
| 24-Mar-2016 | 1 | First release. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

