Contents

1	Intro	duction)
2	Desc	ription	0
	2.1	Device overview	1
	2.2	Ultra-low-power device continuum	3
3	Func	tional overview	4
	3.1	Low-power modes	4
	3.2	Interconnect matrix	8
	3.3	Arm® Cortex®-M0+ core with MPU	9
	3.4	Reset and supply management	0
		3.4.1 Power supply schemes	
		3.4.2 Power supply supervisor	0
		3.4.3 Voltage regulator	1
	3.5	Clock management	1
	3.6	Low-power real-time clock and backup registers	4
	3.7	General-purpose inputs/outputs (GPIOs)	4
	3.8	Memories	5
	3.9	Boot modes	5
	3.10	Direct memory access (DMA)	6
	3.11	Analog-to-digital converter (ADC)	
	3.12	Temperature sensor	6
		3.12.1 Internal voltage reference (V _{REFINT})	
	3.13	Ultra-low-power comparators and reference voltage	
	3.14	System configuration controller	
	3.15	Timers and watchdogs	
	0.10	3.15.1 General-purpose timers (TIM2, TIM21 and TIM22)	
		3.15.2 Low-power Timer (LPTIM)	
		3.15.3 Basic timer (TIM6)	
		3.15.4 SysTick timer	
		3.15.5 Independent watchdog (IWDG)	
		3.15.6 Window watchdog (WWDG)	



	3.16	3.16.1 3.16.2 3.16.3 3.16.4	Universal synchronous/asynchronous receiver transmitter (USART) Low-power universal asynchronous receiver transmitter (LPUART) . Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	30
	3.17	Cyclic ı	edundancy check (CRC) calculation unit	. 32
	3.18	Serial v	vire debug port (SW-DP)	. 32
4	Pin d	lescript	ions	. 33
5	Mem	ory ma	oping	. 46
6	Elect	rical ch	aracteristics	. 47
	6.1	Parame	eter conditions	. 47
		6.1.1	Minimum and maximum values	47
		6.1.2	Typical values	47
		6.1.3	Typical curves	47
		6.1.4	Loading capacitor	47
		6.1.5	Pin input voltage	47
		6.1.6	Power supply scheme	48
		6.1.7	Current consumption measurement	48
	6.2	Absolu	te maximum ratings	. 49
	6.3	Operat	ing conditions	. 51
		6.3.1	General operating conditions	51
		6.3.2	Embedded reset and power control block characteristics	53
		6.3.3	Embedded internal reference voltage	54
		6.3.4	Supply current characteristics	55
		6.3.5	Wakeup time from low-power mode	66
		6.3.6	External clock source characteristics	67
		6.3.7	Internal clock source characteristics	71
		6.3.8	PLL characteristics	74
		6.3.9	Memory characteristics	74
		6.3.10	EMC characteristics	76
		6.3.11	Electrical sensitivity characteristics	78
		6.3.12	I/O current injection characteristics	79
		6.3.13	I/O port characteristics	80
		6.3.14	NRST pin characteristics	84



9	Revi	on history	5
8	Orde	ing information12	4
		7.8.1 Reference document	3
	7.8	Thermal characteristics	2
	7.7	UFQFPN32 package information	9
	7.6	LQFP32 package information	6
	7.5	Thin WLCSP36 package information	4
	7.4	Standard WLCSP36 package information11	1
	7.3	LQFP48 package information	8
	7.2	TFBGA64 package information	5
	7.1	LQFP64 package information	1
7	Pack	ge information	1
		6.3.19 Communications interfaces	2
		6.3.18 Timer characteristics	2
		6.3.17 Comparators	1
		6.3.16 Temperature sensor characteristics	0
		6.3.15 12-bit ADC characteristics	5



List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L051x6/x8 device features and peripheral counts	. 11
Table 3.	Functionalities depending on the operating power supply range	
Table 5.	Functionalities depending on the working mode	
	(from Run/active down to standby)	. 16
Table 4.	CPU frequency range depending on dynamic voltage scaling	. 16
Table 6.	STM32L0xx peripherals interconnect matrix	. 18
Table 7.	Temperature sensor calibration values	. 27
Table 8.	Internal voltage reference measured values	. 27
Table 9.	Timer feature comparison	. 28
Table 10.	Comparison of I2C analog and digital filters	. 30
Table 11.	STM32L051x6/8 I ² C implementation	. 30
Table 12.	USART implementation	. 31
Table 13.	SPI/I2S implementation	. 32
Table 14.	Legend/abbreviations used in the pinout table	. 37
Table 15.	STM32L051x6/8 pin definitions	. 37
Table 16.	Alternate function port A	. 43
Table 17.	Alternate function port B	
Table 18.	Alternate function port C	. 45
Table 19.	Alternate function port D	. 45
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	. 50
Table 23.	General operating conditions	. 51
Table 24.	Embedded reset and power control block characteristics	
Table 25.	Embedded internal reference voltage calibration values	
Table 26.	Embedded internal reference voltage	
Table 27.	Current consumption in Run mode, code with data processing running from Flash	. 56
Table 28.	Current consumption in Run mode vs code type,	
	code with data processing running from Flash	
Table 29.	Current consumption in Run mode, code with data processing running from RAM	. 58
Table 30.	Current consumption in Run mode vs code type,	
	code with data processing running from RAM	
Table 31.	Current consumption in Sleep mode	
Table 32.	Current consumption in Low-power run mode	
Table 33.	Current consumption in Low-power sleep mode	
Table 34.	Typical and maximum current consumptions in Stop mode	
Table 35.	Typical and maximum current consumptions in Standby mode	
Table 36.	Average current consumption during Wakeup	
Table 37.	Peripheral current consumption in Run or Sleep mode	
Table 38.	Peripheral current consumption in Stop and Standby mode	
Table 39.	Low-power mode wakeup timings	
Table 40.	High-speed external user clock characteristics	
Table 41.	Low-speed external user clock characteristics	
Table 42.	HSE oscillator characteristics	
Table 43.	LSE oscillator characteristics	
Table 44.	16 MHz HSI16 oscillator characteristics	
Table 45.	LSI oscillator characteristics	. 72



DocID025938 Rev 8

Table 46.	MSI oscillator characteristics	72
Table 47.	PLL characteristics	74
Table 48.	RAM and hardware registers	74
Table 49.	Flash memory and data EEPROM characteristics	
Table 50.	Flash memory and data EEPROM endurance and retention	75
Table 51.	EMS characteristics	76
Table 52.	EMI characteristics	77
Table 53.	ESD absolute maximum ratings	78
Table 54.	Electrical sensitivities	78
Table 55.	I/O current injection susceptibility	79
Table 56.	I/O static characteristics	80
Table 57.	Output voltage characteristics	
Table 58.	I/O AC characteristics	83
Table 59.	NRST pin characteristics	84
Table 60.	ADC characteristics	85
Table 61.	R _{AIN} max for f _{ADC} = 16 MHz	
Table 62.	ADC accuracy	
Table 63.	Temperature sensor calibration values	
Table 64.	Temperature sensor characteristics	
Table 65.	Comparator 1 characteristics	
Table 66.	Comparator 2 characteristics	
Table 67.	TIMx characteristics	
Table 68.	I2C analog filter characteristics	
Table 69.	SPI characteristics in voltage Range 1	
Table 70.	SPI characteristics in voltage Range 2	
Table 71.	SPI characteristics in voltage Range 3	
Table 72.	I2S characteristics	99
Table 73.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	102
Table 74.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
	grid array package mechanical data	
Table 75.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	
Table 76.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	109
Table 77.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
	mechanical data	
Table 78.	Standard WLCSP36 recommended PCB design rules	112
Table 79.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	445
T 11 00	package mechanical data	115
Table 80.	WLCSP36 recommended PCB design rules	
Table 81.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	117
Table 82.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	400
T-bl- 00	package mechanical data	
Table 83.	Thermal characteristics	
Table 84.	STM32L051x6/8 ordering information scheme	
Table 85.	Document revision history	125



List of figures

Figure 1.	STM32L051x6/8 block diagram	12
Figure 2.	Clock tree	
Figure 3.	STM32L051x6/8 LQFP64 pinout - 10 x 10 mm	
Figure 4.	STM32L051x6/8 TFBGA64 ballout - 5x 5 mm	
Figure 5.	STM32L051x6/8 LQFP48 pinout - 7 x 7 mm	35
Figure 6.	STM32L051x6/8 WLCSP36 ballout	
Figure 7.	STM32L051x6/8 LQFP32 pinout	36
Figure 8.	STM32L051x6/8 UFQFPN32 pinout	36
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	47
Figure 11.	Power supply scheme	
Figure 12.	Current consumption measurement scheme	
Figure 13.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
_	Flash memory, Range 2, HSE, 1WS	57
Figure 14.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
_	Flash memory, Range 2, HSI16, 1WS	57
Figure 15.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running	
_	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	61
Figure 16.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
_	and running on LSE Low drive	62
Figure 17.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
	all clocks OFF	
Figure 18.	High-speed external clock source AC timing diagram	67
Figure 19.	Low-speed external clock source AC timing diagram	68
Figure 20.	HSE oscillator circuit diagram	69
Figure 21.	Typical application with a 32.768 kHz crystal	70
Figure 22.	HSI16 minimum and maximum value versus temperature	71
Figure 23.	VIH/VIL versus VDD (CMOS I/Os)	81
Figure 24.	VIH/VIL versus VDD (TTL I/Os)	81
Figure 25.	I/O AC characteristics definition	84
Figure 26.	Recommended NRST pin protection	
Figure 27.	ADC accuracy characteristics	88
Figure 28.	Typical connection diagram using the ADC	
Figure 29.	Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})	89
Figure 30.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	90
Figure 31.	SPI timing diagram - slave mode and CPHA = 0	97
Figure 32.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	
Figure 33.	SPI timing diagram - master mode ⁽¹⁾	98
Figure 34.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	100
Figure 35.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	
Figure 36.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 37.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	
Figure 38.	LQFP64 marking example (package top view)	104
Figure 39.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
	grid array package outline	105
Figure 40.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
_,	grid array recommended footprint	106
Figure 41.	TFBGA64 marking example (package top view)	107



DocID025938 Rev 8

Figure 42.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	108
Figure 43.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 44.	LQFP48 marking example (package top view)	
Figure 45.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
900 .0.	package outline	111
Figure 46.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
J	recommended footprint	112
Figure 47.	Standard WLCSP36 marking example (package top view)	
Figure 48.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
J	package outline	114
Figure 49.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
	package recommended footprint	115
Figure 50.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 51.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 52.	LQFP32 marking example (package top view)	
Figure 53.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
J	package outline	119
Figure 54.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
J	recommended footprint	120
Figure 55.	UFQFPN32 marking example (package top view)	
Figure 56.	Thermal resistance	



1 Introduction

The ultra-low-power STM32L051x6/8 are offered in 7 different package types: from 32 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L051x6/8 microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- · Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L051x6/8 datasheet should be read in conjunction with the STM32L0x1xx reference manual (RM0377).

For information on the Arm[®] Cortex[®]-M0+ core please refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.



2 Description

The access line ultra-low-power STM32L051x6/8 microcontrollers incorporate the high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L051x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L051x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L051x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), .

The STM32L051x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L051x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.





577

2.1 Device overview

Table 2. Ultra-low-power STM32L051x6/x8 device features and peripheral counts

Peripheral		STM32 L051K6	STM32L 051T6	STM32 L051C6	STM32 L051R6	STM32 L051K8	STM32L 051T8	STM32 L051C8	STM32 L051R8	
Flash (Kbyte	s)		32	2		64				
Data EEPRO	M (Kbytes)		2				2			
RAM (Kbytes	5)		8				8			
	General- purpose	3				3				
Timers	Basic		1				1			
	LPTIMER		1				1			
	ICK/IWDG/ /DG	1/1/1/1					1/1/	1/1		
	SPI/I2S	3(2) ⁽¹⁾ /0	3(2) ⁽¹⁾ /0	4(2) ⁽¹⁾ /1	4(2) ⁽¹⁾ /1	3(2) ⁽¹⁾ /0	3(2) ⁽¹⁾ /0	4(2) ⁽¹⁾ /1	4(2) ⁽¹⁾ /1	
Communi-	I ² C	1	2	2	2	1	2	2	2	
cation interfaces	USART	2				2				
	LPUART	0	1	1	1	0	1	1	1	
GPIOs		27 ⁽²⁾	29	37	51 ⁽³⁾	27 ⁽²⁾	29	37	51 ⁽³⁾	
Clocks: HSE/LSE/HS	I/MSI/LSI	0/1/1/1/1	0/1/1/1/1	1/1/1/1/1	1/1/1/1/1	0/1/1/1/1	0/1/1/1/1	1/1/1/1/1	1/1/1/1/1	
12-bit synchi Number of cl		1 10	1 10	1 10	1 16 ⁽³⁾	1 10	1 10	1 10	1 16 ⁽³⁾	
Comparators	3	2 2								
Max. CPU fre	equency	32 MHz								
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option								
Operating temperatures		Ambient temperature: -40 to +125 °C Junction temperature: -40 to +130 °C								
Packages		LQFP32, UFQFPN 32	WLCSP 36	LQFP48	LQFP64 TFBGA 64	LQFP32, UFQFPN 32	WLCSP 36	LQFP48	LQFP64 TFBGA 64	

 $^{{\}it 1.} \quad {\it 2 SPI interfaces are USARTs operating in SPI master mode}.$

^{2.} LQFP32 has two GPIOs, less than UFQFPN32 (27).

^{3.} TFBGA64 has one GPIO, one ADC input and one capacitive sensing channel less than LQFP64.




Figure 1. STM32L051x6/8 block diagram

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to Arm® Cortex®-M4, including Arm® Cortex®-M3 and Arm® Cortex®-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L051x6/8 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

• Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USART/I2C/LPUART/LPTIMER wakeup events.

• Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USART/I2C/LPUART/LPTIMER wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

Operating power supply range ⁽¹⁾	Functionalities depending on the operating power supply range				
Operating power supply range	ADC operation	Dynamic voltage scaling range			
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3			
V _{DD} = 1.71 to 1.8 V ⁽²⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3			
V _{DD} = 1.8 to 2.0 V ⁽²⁾	Conversion time up to 1.14 Msps	Range1, range 2 or range 3			



DocID025938 Rev 8

Table 3. Functionalities depending on the operating power supply range (continued)

Operating power supply range ⁽¹⁾	Functionalities depending on the operating power supply range				
Operating power supply range	ADC operation	Dynamic voltage scaling range			
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3			
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3			

GPIO speed depends on V_{DD} voltage. Refer to *Table 58: I/O AC characteristics* for more information about I/O speed.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (1)

			Low-	Low-		Stop	Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash memory	0	0	0	0				
RAM	Y	Y	Y	Y	Υ			
Backup registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	0	0	0	0			-	
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0			-	
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Υ	Υ	Υ	Y	Υ	Y



^{2.} CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 μs , then switch from 16 MHz to 32 MHz.

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)⁽¹⁾

			Low-	Low-		Stop	Standby		
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability	
High Speed Internal (HSI)	0	0			(2)				
High Speed External (HSE)	0	0	0	0					
Low Speed Internal (LSI)	0	0	0	0	0		0		
Low Speed External (LSE)	0	0	0	0	0		0		
Multi-Speed Internal (MSI)	0	0	Y	Υ					
Inter-Connect Controller	Y	Y	Y	Υ	Υ	Y			
RTC	0	0	0	0	0	0 0			
RTC Tamper	0	0	0	0	0	0	0	0	
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0	
USART	0	0	0	0	O ⁽³⁾	o(3) O			
LPUART	0	0	0	0	O ⁽³⁾	0			
SPI	0	0	0	0					
I2C	0	0	0	0	O ⁽⁴⁾	0			
ADC	0	0							
Temperature sensor	0	0	0	0	0				
Comparators	0	0	0	0	0	0			
16-bit timers	0	0	0	0					
LPTIMER	0	0	0	0	0	0			
IWDG	0	0	0	0	0	0	0	0	
WWDG	0	0	0	0					
SysTick Timer	0	0	0	0					
GPIOs	0	0	0	0	0	0 0		2 pins	
Wakeup time to Run mode	0 μs	0.36 µs	3 µs	32 µs		3.5 µs		50 μs	



RTC) V_{DD} =3.0 V

V_{DD}=3.0 V

	(Ironi Ru	n/active down	to Stands	y) (contin	iuea) ⁽¹⁾		
			Sleep Low- power power run sleep		Stop	Standby	
IPs	Run/Active	Sleep			Wakeup capability	Wakeup capability	
					0.4 μA (No RTC) V _{DD} =1.8 V	0.28 μA (No RTC) V _{DD} =1.8 V	
Consumption V _{DD} =1.8 to 3.6 V (Typ)	' 1/1/11/14/14/14	Down to 37 µA/MHz	Down to	Down to	0.8 μA (with RTC) V _{DD} =1.8 V	0.65 μA (with RTC) V _{DD} =1.8 V	
	(from Flash memory)	(from Flash memory)	8 μΑ	4.5 μA	0.4 μA (No RTC) V _{DD} =3.0 V	0.29 μA (No RTC) V _{DD} =3.0 V	
					1 µA (with RTC)	0.85 uA (with	

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)(1)

- 2. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

Interconnect source Interconnect destination		Interconnect action	Interconnect action Run		Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Υ	ı
	LPTIM	Timer input channel, M trigger from analog signals comparison		Y	Y	Y	Y
TIMx	TIMx TIMx Timer triggered by other timer		Y	Υ	Υ	Υ	-

DocID025938 Rev 8 18/131



Legend:

[&]quot;Y" = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available

Low-Low-Interconnect Interconnect Interconnect action Run Sleep power power Stop source destination run sleep Timer triggered by Auto Υ TIM21 Υ Υ Υ wake-up **RTC** Timer triggered by RTC **LPTIM** Υ Υ Υ Υ Υ event Clock source used as All clock input channel for RC Υ TIMx Υ Υ Υ source measurement and trimming Timer input channel and Υ Υ Υ Υ TIMx trigger **GPIO** Timer input channel and **LPTIM** Υ Υ Υ Υ Υ trigger Conversion trigger Υ **ADC** Υ Υ Υ

Table 6. STM32L0xx peripherals interconnect matrix (continued)

3.3 Arm[®] Cortex[®]-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded Arm core, the STM32L051x6/8 are compatible with all Arm tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L051x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.4 Reset and supply management

3.4.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the



internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC_CSR).

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:



DocID025938 Rev 8

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

• Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

• Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

577




Figure 2. Clock tree



3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can
 be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be
 woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USARTs, LPUART, LPTIMER or comparator events.



3.8 Memories

The STM32L051x6/8 devices have the following features:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 32 or 64 Kbytes of embedded Flash program memory
 - 2 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.
 - The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- **Level 2**: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- · Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using SPI1(PA4, PA5, PA6, PA7) or SPI2 (PB12, PB13, PB14, PB15), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.



3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, LPUART, general-purpose timers, and ADC.

3.11 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L051x6/8 device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (\sim 25 μ A at 10 kSPS, \sim 200 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.12 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value nameDescriptionMemory addressTS ADC raw data acquired at temperature of 30 °C, VDDA = 3 V0x1FF8 007A - 0x1FF8 007BTS ADC raw data acquired at temperature of 130 °C VDDA = 3 V0x1FF8 007E - 0x1FF8 007F

Table 7. Temperature sensor calibration values

3.12.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

3.13 Ultra-low-power comparators and reference voltage

The STM32L051x6/8 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
 - External I/O pins
 - Internal reference voltage (V_{REFINT})
 - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).



DocID025938 Rev 8

3.14 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21, TIM22 and LPTIM timer input captures. It also controls the routing of internal analog signals to ADC, COMP1 and COMP2 and the internal reference voltage V_{RFFINT}.

3.15 Timers and watchdogs

The ultra-low-power STM32L051x6/8 devices include three general-purpose timers, one low-power timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.

Table 9 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 9. Timer feature comparison

3.15.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L051x6/8 devices (see *Table 9* for differences).

TIM₂

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or



one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.15.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- · Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.15.3 Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase.

3.15.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.15.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.15.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



DocID025938 Rev 8

3.16 Communication interfaces

3.16.1 I²C bus

two I²C interface (I2C1, I2C2) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

Table 10. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to *Table 11* for an overview of I2C interface features.

Table 11. STM32L051x6/8 I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X ⁽²⁾
Independent clock	Х	-
SMBus	Х	-
Wakeup from STOP	Х	-

^{1.} X = supported.

57

^{2.} See for the list of I/Os that feature Fast Mode Plus capability

3.16.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features⁽¹⁾ **USART1 and USART2** Hardware flow control for modem Х Х Continuous communication using DMA Multiprocessor communication Χ Synchronous mode (2) Χ Smartcard mode Χ Single-wire half-duplex communication Χ IrDA SIR ENDEC block Χ Χ I IN mode Dual clock domain and wakeup from Stop mode Χ Χ Receiver timeout interrupt Χ Modbus communication Χ Auto baud rate detection (4 modes) Χ **Driver Enable**

Table 12. USART implementation

3.16.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame



DocID025938 Rev 8

^{1.} X = supported.

^{2.} This mode allows using the USART as an SPI master.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.16.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to *Table 13* for the differences between SPI1 and SPI2.

 SPI features⁽¹⁾
 SPI1
 SPI2

 Hardware CRC calculation
 X
 X

 I2S mode
 X

 TI mode
 X
 X

Table 13. SPI/I2S implementation

3.17 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.18 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

577

^{1.} X = supported.

4 Pin descriptions




Figure 3. STM32L051x6/8 LQFP64 pinout - 10 x 10 mm

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/output (greyed out pins) are supplied by VDDIO2.




Figure 4. STM32L051x6/8 TFBGA64 ballout - 5x 5 mm

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/output (greyed out pins) are supplied by VDDIO2.

57/




Figure 5. STM32L051x6/8 LQFP48 pinout - 7 x 7 mm

- 1. The above figure shows the package top view.
- 2. PA11 and PA12 input/output (greyed out pins) are supplied by VDDIO2.

2 3 5 6 PC14 Α PA13 (PA15 PB4 PB7 (VDD OSC3 PC15-OSC32 _OUT В PA12 (PA14 PB3 PB6 (PB8 B00 T0 PA10 (PA11 С PB1 PB5 NRST D PA9 (PB11) PB0 PA0 (VDDA) vss Ε (PB10) PA8 PA6 PA4 PA2 VREF F PB2 PA7 VDD PA5 PA3 PA1 MSv37853V1

Figure 6. STM32L051x6/8 WLCSP36 ballout

1. The above figure shows the package top view.

DocID025938 Rev 8

Figure 7. STM32L051x6/8 LQFP32 pinout

LQFP32

32 31 30 29 28 27 26 25 24 PA14 VDD ☐1 PC14-OSC32_IN d 2 23 PA13 PC15-OSC32_OUT 3 22 PA12 21 PA11

20 PA10

19 PA9
18 PA8
17 VDD


MSv35429V3


1. The above figure shows the package top view.

NRST ☐4

VDDA ☐5

PA0 🗆 6 PA1 ☐7 PA2 [8 9 10 11





1. The above figure shows the package top view.

Table 14. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation Definition					
Pin n	ame	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name					
		S	Supply pin				
Pin t	уре	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		FTf 5 V tolerant I/O, FM+ capable					
I/O stru	ucture	TC Standard 3.3V I/O					
		B Dedicated BOOT0 pin					
		RST Bidirectional reset pin with embedded weak pull-up re					
Not	es	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.					
Pin functions	Alternate functions	Functions selected throu	gh GPIOx_AFR registers				
FITTUTICUOTIS	Additional functions	Functions directly selected	ed/enabled through peripheral registers				

Table 15. STM32L051x6/8 pin definitions

		Pin Nu	umber								
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1	B2	1	-	-	-	VDD	S	-	-	-	-
2	A2	2	-	-	-	PC13	I/O	FT	-	-	RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2
3	A1	3	A6	2	2	PC14- OSC32_IN (PC14)	I/O	FT	-	-	OSC32_IN
4	B1	4	В6	3	3	PC15- OSC32_OUT (PC15)	I/O	TC	-	-	OSC32_OUT



DocID025938 Rev 8

Table 15. STM32L051x6/8 pin definitions (continued)

		Pin Nu	ımber							is (continued)	
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
5	C1	5	-	-	-	PH0-OSC_IN (PH0)	I/O	TC	-	-	OSC_IN
6	D1	6	ı	1	1	PH1- OSC_OUT (PH1)	I/O	тс	ı	-	OSC_OUT
7	E1	7	C6	4	4	NRST	1/0	RST	ı	-	-
8	E3	-	ı	-	ı	PC0	I/O	FT	1	LPTIM1_IN1, EVENTOUT	ADC_IN10
9	E2	-	-	-	-	PC1	I/O	FT	-	LPTIM1_OUT, EVENTOUT	ADC_IN11
10	F2	-	ı	-	1	PC2	I/O	FT	ı	LPTIM1_IN2, SPI2_MISO/I2S2_M CK	ADC_IN12
11	-	-	-	-	-	PC3	I/O	FT	-	LPTIM1_ETR, SPI2_MOSI/I2S2_SD	ADC_IN13
12	F1	8	-	-	-	VSSA	S		-	-	-
-	G1	-	E6	-	ı	VREF+	S		ı	-	-
13	H1	9	D5	5	5	VDDA	S		-	-	-
14	G2	10	D4	6	6	PA0	I/O	TC	1	TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKU P1
15	H2	11	F6	7	7	PA1	I/O	FT	-	EVENTOUT, TIM2_CH2, USART2_RTS_DE, TIM21_ETR	COMP1_INP, ADC_IN1
16	F3	12	E5	8	8	PA2	I/O	FT	-	TIM21_CH1, TIM2_CH3, USART2_TX, COMP2_OUT	COMP2_INM6, ADC_IN2
17	G3	13	F5	9	9	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, USART2_RX	COMP2_INP, ADC_IN3
18	C2	-	-	-	-	VSS	S		-	-	-



Table 15. STM32L051x6/8 pin definitions (continued)

		Pin Nu	umber								
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
19	D2	-	-	-	-	VDD	S		-	-	-
20	НЗ	14	E4	10	10	PA4	I/O	TC		SPI1_NSS, USART2_CK, TIM22_ETR	COMP1_INM4, COMP2_INM4, ADC_IN4
21	F4	15	F4	11	11	PA5	I/O	TC	ı	SPI1_SCK, TIM2_ETR, TIM2_CH1	COMP1_INM5, COMP2_INM5, ADC_IN5
22	G4	16	E3	12	12	PA6	I/O	FT	-	SPI1_MISO, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
23	H4	17	F3	13	13	PA7	I/O	FT	1	SPI1_MOSI, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
24	H5	-	-	-	-	PC4	I/O	FT	-	EVENTOUT, LPUART1_TX	ADC_IN14
25	H6	-	-	-	-	PC5	I/O	FT	-	LPUART1_RX,	ADC_IN15
26	F5	18	D3	14	14	PB0	I/O	FT	ı	EVENTOUT	ADC_IN8, VREF_OUT
27	G5	19	C3	15	15	PB1	I/O	FT	i	LPUART1_RTS_DE	ADC_IN9, VREF_OUT
28	G6	20	F2	-	16	PB2	I/O	FT	-	LPTIM1_OUT	-
29	G7	21	E2	-	-	PB10	I/O	FT	-	TIM2_CH3, LPUART1_TX, SPI2_SCK, I2C2_SCL	-
30	H7	22	D2	-	-	PB11	I/O	FT	-	EVENTOUT, TIM2_CH4, LPUART1_RX, I2C2_SDA	-
31	D6	23	-	16	-	VSS	S	-	-	-	-
32	E6	24	F1	17	17	VDD	S	-	-	-	-



DocID025938 Rev 8

Table 15. STM32L051x6/8 pin definitions (continued)

		Pin Nu	ımber				•			is (continued)	
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
33	H8	25	-	-	-	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, LPUART1_RTS_DE, EVENTOUT	-
34	G8	26	-	-	-	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
35	F8	27	-	-	-	PB14	I/O	FTf	-	SPI2_MISO/I 2S2_MCK, RTC_OUT, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
36	F7	28	-	-	1	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD , RTC_REFIN	-
37	F6	-	ı	-	-	PC6	I/O	FT	ı	TIM22_CH1	-
38	E7	-	i	·	ı	PC7	I/O	FT	ı	TIM22_CH2	-
39	E8	-	-	-	-	PC8	I/O	FT	-	TIM22_ETR	-
40	D8	-	-	-	-	PC9	I/O	FT	-	TIM21_ETR	-
41	D7	29	E1	18	18	PA8	I/O	FT	-	MCO, EVENTOUT, USART1_CK	-
42	C7	30	D1	19	19	PA9	I/O	FT	-	MCO, USART1_TX	-
43	C6	31	C1	20	20	PA10	I/O	FT	ı	USART1_RX	-
44	C8	32	C2	21	21	PA11	I/O	FT	-	SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT	-
45	B8	33	B1	22	22	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART1_RTS_DE, COMP2_OUT	-
46	A8	34	A1	23	23	PA13	I/O	FT	-	SWDIO	-
47	D5	35	-	-	-	VSS	S		-	-	-



Table 15. STM32L051x6/8 pin definitions (continued)

		Pin Nu	umber				-			io (continuou)	
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
48	E5	36	-	-	-	VDDIO2	S		-	-	-
49	A7	37	B2	24	24	PA14	I/O	FT	-	SWCLK, USART2_TX	
50	A6	38	A2	25	25	PA15	I/O	FT	1	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	-
51	В7	-	-	-	-	PC10	I/O	FT	-	LPUART1_TX	-
52	В6	-	-	-	-	PC11	I/O	FT	-	LPUART1_RX	-
53	C5	-	-	-	-	PC12	I/O	FT	-	-	-
54	B5	-	-	-	-	PD2	I/O	FT	-	LPUART1_RTS_DE	-
55	A5	39	ВЗ	26	26	PB3	I/O	FT	ı	SPI1_SCK, TIM2_CH2, EVENTOUT	COMP2_INN
56	A4	40	А3	27	27	PB4	I/O	FT	ı	SPI1_MISO, EVENTOUT, TIM22_CH1	COMP2_INP
57	C4	41	C4	28	28	PB5	I/O	FT	-	SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2	COMP2_INP
58	D3	42	B4	29	29	PB6	I/O	FTf	ı	USART1_TX, I2C1_SCL, LPTIM1_ETR	COMP2_INP
59	C3	43	A4	30	30	PB7	I/O	FTf	-	USART1_RX, I2C1_SDA, LPTIM1_IN2	COMP2_INP, PVD_IN
60	B4	44	C5	31	31	воото	В		-	-	-
61	В3	45	B5	-	32	PB8	I/O	FTf	-	I2C1_SCL	-
62	A3	46	-	-	-	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS	-



DocID025938 Rev 8

Table 15. STM32L051x6/8 pin definitions (continued)

		Pin Nı	umber								
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
63	D4	47	D6	32	-	VSS	S	-	-	-	-
64	E4	48	A5	1	1	VDD	S	-	-	-	-

PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available on this package.

577

⋖
pod
_
Ë
2
₽
ate
Ĕ
<u>±</u>
⋖.
<u>6</u>
<u>o</u>
\circ

				Table 16. Alternate function port A	nate function	port A			
		AF0	AF1	AF2	AF3	AF4	AF5	94V	AF7
Port	۳ ت	SPI1/TIM21/SYS_A F/EVENTOUT/		TIM2/ EVENTOUT/	EVENTOUT	USART1/2/3	TIM2/21/22	EVENTOUT	COMP1/2
	PA0	ı	1	TIM2_CH1	ı	USART2_CTS	TIM2_ETR	ı	COMP1_OUT
	PA1	EVENTOUT	1	TIM2_CH2	1	USART2_RTS_ DE	TIM21_ETR	ı	ı
	PA2	TIM21_CH1	1	TIM2_CH3	ı	USART2_TX	1	ı	COMP2_OUT
	PA3	TIM21_CH2	1	TIM2_CH4	1	USART2_RX	1	ı	ı
	PA4	SPI1_NSS	1	1	ı	USART2_CK	TIM22_ETR	ı	ı
	PA5	SPI1_SCK	ı	TIM2_ETR	,	1	TIM2_CH1	ı	ı
	PA6	SPI1_MISO	ı	ı		LPUART1_CTS	TIM22_CH1	EVENTOUT	COMP1_OUT
t co	PA7	SPI1_MOSI	1	1	ı	ı	TIM22_CH2	EVENTOUT	COMP2_OUT
5	PA8	MCO	1	ı	EVENTOUT	USART1_CK	1	ı	ı
	PA9	MCO	1	1	ı	USART1_TX	•	ı	ı
	PA10	1	1	1	ı	USART1_RX	1	ı	ı
	PA11	SPI1_MISO	1	EVENTOUT	1	USART1_CTS	1	ı	COMP1_OUT
	PA12	SPI1_MOSI	,	EVENTOUT	ı	USART1_RTS_ DE	-	ı	COMP2_OUT
	PA13	OIGMS	1	ı	1	1	1	ı	ı
	PA14	SWCLK	1	ı	,	USART2_TX	•	ı	ı
	PA15	SPI1_NSS	1	TIM2_ETR	EVENTOUT	USART2_RX	TIM2_CH1	ı	1

	AF6	I2C2/TIM21/ EVENTOUT	-	-	-	ı	ı	-	-	1	-	-	ISC5_SCL	I2C2_SDA	EVENTOUT	TIM21_CH1	TIM21_CH2	-
	AF5	SP12/12S2/12C2	-	-	-	-	-	-	-	-	-	SPI2_NSS/I2S2_ _WS	SP12_SCK	-	-	I2C2_SCL	I2C2_SDA	-
	AF4	I2C1/TIM22/ EVENTOUT/ LPUART1	-	LPUART1_RTS_ DE_	-	EVENTOUT	TIM22_CH1	TIM22_CH2	ı	1	I2C1_SCL	I2C1_SDA	LPUART1_TX	LPUART1_RX	-	LPUART1_CTS	LPUART1_RTS_ DE_	
ction port B	AF3	12C1	-	-	-	1	1	I2C1_SMBA	1	1	-	-	-	-	-	-	-	-
Table 17. Alternate function port B	AF2	LPUART1/LPTIM /TIM2/SYS_AF/ EVENTOUT	-	-	LPTIM1_OUT	TIM2_CH2	EVENTOUT	LPTIM1_IN1	LPTIM1_ETR	LPTIM1_IN2	-	EVENTOUT	TIM2_CH3	TIM2_CH4	LPUART1_RTS_ DE_	1	RTC_OUT	RTC_REFIN
Table	AF1	12C1	1	-	1	1	1	ı	I2C1_SCL	I2C1_SDA	-	1	1	1	1	1		1
	AF0	SPI1/SPI2/I2S2/ USART1/ EVENTOUT/	EVENTOUT	-	1	SPI1_SCK	SPI1_MISO	SPI1_MOSI	USART1_TX	USART1_RX	-		1	EVENTOUT	SPI2_NSS/I2S2_WS	SPI2_SCK/I2S2_CK	SPI2_MISO/I2S2_MCK	SPI2_MOSI/I2S2_SD
•		Port	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15
		L									Port B							

44/131

DocID025938 Rev 8



ပ
port
tion
unc
nate f
Itern
8. A
le 1
<u>a</u>

	AF2	SPI2/I2S2/LPUART1/EVENTOUT	EVENTOUT	EVENTOUT	SPI2_MISO/I2S2_MCK	SPI2_MOSI/I2S2_SD	LPUART1_TX	LPUART1_RX	1	-	-	ı	1	-	•	-	1	-
function port C	AF1							ı			-					-		
Table 18. Alternate function port C	AF0	LPUART1/LPTIM/TIM21/12/EVENTOUT	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	EVENTOUT		TIM22_CH1	TIM22_CH2	TIM22_ETR	TIM21_ETR	LPUART1_TX	LPUART1_RX	-	-	1	-
	t	111	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
	Ğ									C to	5							

Table 19. Alternate function port D

AF1		
AF0	LPUART1	LPUART1_RTS_DE
to		PD2
à		Port D



5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

57/

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.





DocID025938 Rev 8

47/131

6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF $+ 1 \times 10 \mu F$ V_{DDA} V_{DDA} V_{REF} 100 nF Analog: RC,PLL,COMP, + 1 µF ADC V_{REF} V_{SSA} MSv34740V1

Figure 11. Power supply scheme

6.1.7 Current consumption measurement




Figure 12. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20: Voltage characteristics*, *Table 21: Current characteristics*, and *Table 22: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Table 20. Voltage characteristics

Symbol	Definition	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V _{DDA} , V _{DDIO2} , V _{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DD} +4.0	
V _{IN} (2)	Input voltage on TC pins	V _{SS} -0.3	4.0	V
VIN.	Input voltage on BOOT0	V _{SS}	V _{DD} +4.0	
	Input voltage on any other pin	V _{SS} -0.3	4.0	
ΔV _{DD}	Variations between different V _{DDx} power pins	-	50	
V _{DDA} -V _{DDx}	Variations between any V_{DDx} and V_{DDA} power pins ⁽³⁾	-	300	mV
ΔV _{SS}	Variations between all different ground pins	-	50	
V _{REF+} –V _{DDA}	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	V
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.11	

^{1.} All main power (V_{DD} , V_{DDIO2} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.



^{2.} V_{IN} maximum must always be respected. Refer to *Table 21* for maximum allowed injected current values.

It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. V_{DDIO2} is independent from V_{DD} and V_{DDA}: its value does not need to respect this rule.

Table 21. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI _{VDD} ⁽²⁾	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105	
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105	
ΣI _{VDDIO2}	Total current into V _{DDIO2} power line (source)	25	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
I _{IO}	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	mA
	Total output current sunk by sum of all IOs and control pins except PA11 and PA12 ⁽²⁾	90	
ΣΙ _{ΙΟ(PIN)}	Total output current sunk by PA11 and PA12	25	
	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90	
	Injected current on FT, FTf, RST and B pins	-5/+0 ⁽³⁾	
I _{INJ(PIN)}	Injected current on TC pin	± 5 ⁽⁴⁾	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 20* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 20: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	150	°C



6.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	32	
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	32	
		BOR detector disabled	1.65	3.6	
V_{DD}	Standard operating voltage	BOR detector enabled, at power-on	1.8	3.6	٧
		BOR detector disabled, after power-on	1.65	3.6	
V_{DDA}	Analog operating voltage (all features)	Must be the same voltage as V _{DD} ⁽¹⁾	1.65	3.6	٧
V _{DDIO2}	Standard operating voltage	-	1.65	3.6	V
	Input voltage on FT, FTf and RST	2.0 V ≤V _{DD} ≤3.6 V	-0.3	5.5	
\/	pins ⁽²⁾	1.65 V ≤V _{DD} ≤2.0 V	-0.3	5.2	V
V_{IN}	Input voltage on BOOT0 pin	-	0	5.5	V
	Input voltage on TC pin	-0.3	V _{DD} +0.3		
		TFBGA64 package	-	327	
		LQFP64 package	-	444	
		LQFP48 package	-	363	
	Power dissipation at $T_A = 85 ^{\circ}\text{C}$ (range 6) or $T_A = 105 ^{\circ}\text{C}$ (rage 7) (3)	Standard WLCSP36 package	-	318	
	(cange of on A loss of (cage))	Thin WLCSP36 package	-	338	
		LQFP32 package	-	351	
D		UFQFPN32	-	526	m\\\
P_{D}		TFBGA64 package	-	81	mW
		LQFP64 package	-	111	
		LQFP48 package	-	91	
	Power dissipation at T _A = 125 °C (range 3) ⁽³⁾	Standard WLCSP36 package	-	79	
		Thin WLCSP36 package	-	84	1
		LQFP32 package	-	88]
		UFQFPN32	-	132	

Table 23. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
		Maximum power dissipation (range 6)	-40	85	
TA	Temperature range	Maximum power dissipation (range 7)	-40	105	
		Maximum power dissipation (range 3)	-40	125	°C
	Junction temperature range (range 6)	-40 °C ≤T _A ≤85 °	-40	105	
TJ	Junction temperature range (range 7)	-40 °C ≤T _A ≤105 °C	-40	125	
	Junction temperature range (range 3)	-40 °C ≤T _A ≤125 °C	-40	130	

It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.

57/

^{2.} To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 22: Thermal characteristics on page 50*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 23*.

Table 24. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V via a time a mate	BOR detector enabled	0	-	∞	
. (1)	V _{DD} rise time rate	BOR detector disabled	0	-	1000	
t _{VDD} ⁽¹⁾	\/ fall time note	BOR detector enabled	20	-	∞	μs/V
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
т (1)	Reset temporization	V _{DD} rising, BOR enabled	-	2	3.3	mo
T _{RSTTEMPO} ⁽¹⁾	Reset temponzation	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms
V	Power-on/power down reset	Falling edge	1	1.5	1.65	
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65	
\/	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74	
V _{BOR0}	Brown-out reset timeshold o	Rising edge	1.69	1.76	1.8	
V.	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	
V _{BOR1}	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
\/	Brown-out reset threshold 2 Falling edge Rising edge	Falling edge	2.22	2.30	2.35	
V _{BOR2}		Rising edge	2.31	2.41	2.44	
\/	Brown-out reset threshold 3	Falling edge	2.45	2.55	2.6	
V _{BOR3}	Brown-out reset threshold 5	Rising edge	2.54	2.66	2.7	
\/	Drawn out roast threshold 4	Falling edge	2.68	2.8	2.85	
V _{BOR4}	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	V
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V
V_{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
V	DVD throubold 1	Falling edge	1.98	2.04	2.09	
V _{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18	
\/	DVD throubold 2	Falling edge	2.20	2.24	2.28	
V _{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38	
V	DVD throubold 2	Falling edge	2.39	2.44	2.48	
V _{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58	
V	DVD throshold 4	Falling edge	2.57	2.64	2.69	
V _{PVD4}	PVD threshold 4	Rising edge	2.68	2.74	2.79	
V	DVD throshold 5	Falling edge	2.77	2.83	2.88	
V _{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	2.99	



Tab	Table 24. Elibedded reset and power control block characteristics (continued)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V_{PVD6}	PVD threshold 6	Falling edge	2.97	3.05	3.09	V			
	F VD tillesiloid o	Rising edge	3.08	3.15	3.20	V			
V_{hyst}		BOR0 threshold	-	40	-				
	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV			

Table 24. Embedded reset and power control block characteristics (continued)

6.3.3 Embedded internal reference voltage

The parameters given in *Table 26* are based on characterization results, unless otherwise specified.

Table 25. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 26. Embedded internal reference voltage⁽¹⁾

Symbol	Parameter	Parameter Conditions Min Typ Max		Max	Unit	
V _{REFINT out} ⁽²⁾	Internal reference voltage	$-40 ^{\circ}\text{C} < \text{T}_{\text{J}} < +125 ^{\circ}\text{C}$	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REFINT} value ⁽³⁾	Including uncertainties due to ADC and V_{DDA}/V_{REF+} values	1	1	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	–40 °C < T _J < +125 °C	-	25	100	ppm/°C
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (4)(5)	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} (4)	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μΑ
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	-	50	pF



^{1.} Guaranteed by characterization results.

^{2.} Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

Symbol Parameter		Conditions	Min	Тур	Max	Unit
I _{LPBUF} ⁽⁴⁾	consumption of reference oltage buffer for VREF_OUT - 730 1200 and COMP		nA			
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	INEI IINI

Table 26. Embedded internal reference voltage⁽¹⁾ (continued)

- Refer to Table 38: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).
- 2. Guaranteed by test in production.
- 3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.
- 4. Guaranteed by design.
- 5. Shortest sampling time can be determined in the application by multiple iterations.
- 6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 12: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 40: High-speed external user clock characteristics
- For maximum current consumption V_{DD} = V_{DDA} = 3.6 V is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 47*, *Table 23* and *Table 24* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

577

DocID025938 Rev 8

55/131

Table 27. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Co	nditions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
				1 MHz	165	230	
			Range 3, V _{CORE} =1.2 V VOS[1:0]=11	2 MHz	290	360	μA
				4 MHz	555	630	
		f _{HSE} = f _{HCLK} up to		4 MHz	0.665	0.74	
		16 MHz included, $f_{HSE} = f_{HCLK}/2$ above	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	8 MHz	1.3	1.4	
Supply current in	Cupply	16 MHz (PLL ON) ⁽²⁾		16 MHz	2.6	2.8	mΛ
		nt in mode,	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.55	1.7	mA
(Run from	Run mode, code			16 MHz	3.1	3.4	
Flash)	executed			32 MHz	6.3	6.8	
	from Flash			65 kHz	36.5	110	
		MSI clock	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	524 kHz	99.5	190	μΑ
				4.2 MHz	620	700	
		LICI alaak	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	A
		HSI clock Range 1, V _{CORE} = VOS[1:0]=01		32 MHz	6.25	7	mA

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified.

Table 28. Current consumption in Run mode vs code type, code with data processing running from Flash

Symbol	Parameter		Conditions			Тур	Unit
				Dhrystone		555	
			CoreMark		585		
			Range 3, V _{CORE} =1.2 V,	Fibonacci	4 MHz	440	μA
	Cummbu		VOS[1:0]=11	while(1)		355	mA
I _{DD} (Run	Supply current in Run mode,	f _{HSE} = f _{HCLK} up to 16 MHz included,		while(1), prefetch OFF		353	
from Flash)	code executed	$f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽¹⁾	Range 1, V _{CORE} =1.8 V,	Dhrystone		6.3	
riasii)	from Flash	TO WITE (FLL ON)		CoreMark	32 MHz	6.3	
				Fibonacci		6.55	
		VOS[1:0]=01	while(1)]	5.4		
				while(1), prefetch OFF		5.2	

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

47/

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

IDD (mA) 3.00 2.50 2.00 1.50 1.00 0.50 VDD (V) 0 1.80E+00 2.00E+00 2.20E+00 2.40E+00 2.60E+00 2.80E+00 3.00E+00 3.20E+00 3.40E+00 3.60E+00 Dhrystone 2.1 - 1 WS - 55°C Dhrystone 2.1- 1 WS - 85°C Dhrystone 2.1- 1 WS – 25°C Dhrystone 2.1- 1 WS - 105°C MSv34792V1

Figure 13. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS

Figure 14. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS






Table 29. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conc	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	135	170	
			V _{CORE} =1.2 V,	2 MHz	240	270	μΑ
			VOS[1:0]=11	4 MHz	450	480	
		$f_{HSE} = f_{HCLK}$ up to 16	Range 2,	4 MHz	0.52	0.6	
		MHz included, $f_{HSE} = f_{HCLK}/2$ above	V _{CORE} =1.5 ,V,	8 MHz	1	1.2	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16 MHz	2	2.3	m A
	Supply ourrent in	cuted from	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.25	1.4	mA
I _{DD} (Run	Run mode, code			16 MHz	2.45	2.8	
from RAM)	executed from RAM, Flash			32 MHz	5.1	5.4	
IXAWI)	switched off		Range 3,	65 kHz	34.5	75	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	83	120	μΑ
			VOS[1:0]=11	4.2 MHz	485	540	
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	
		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	5.1	5.6	- mA

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified.

Table 30. Current consumption in Run mode vs code type, code with data processing running from RAM⁽¹⁾

Symbol	Parameter	Conditions			f _{HCLK}	Тур	Unit
				Dhrystone		450	
Supply current in			Range 3, V _{CORE} =1.2 V,	CoreMark	4 MHz	575	
	Supply current in	f -f unto	VCORE-1.2 V, VOS[1:0]=11	Fibonacci	4 1011 12	370	μΑ
I _{DD} (Run from	Run mode, code executed from	f _{HSE} = f _{HCLK} up to 16 MHz included,		while(1)		340	
RAM)	RAM, Flash	$f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾		Dhrystone		5.1	
	switched off	10 Wil 12 (1 LL OIV)**	Range 1, V _{CORE} =1.8 V,	CoreMark	32 MHz	6.25] m^
			V _{CORE} -1.6 V, VOS[1:0]=01	Fibonacci	32 IVITIZ	4.4	· mA
				while(1)		4.7	

^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 31. Current consumption in Sleep mode

Symbol	Parameter	Cond	itions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	43.5	90	
			V _{CORE} =1.2 V,	2 MHz	72	120	1
			VOS[1:0]=11	4 MHz	130	180	
		f _{HSE} = f _{HCLK} up to	Range 2,	4 MHz	160	210	
		16 MHz included, f _{HSE} = f _{HCLK} /2 above	V _{CORE} =1.5 V,	8 MHz	305	370	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16 MHz	590	120 180 210 370 710 430 860 1900 65 75 210 830	
			Range 1,	8 MHz	370	430	
	Supply current		V _{CORE} =1.8 V,	16 MHz	715	860	1
	in Sleep mode, Flash		VOS[1:0]=01	32 MHz	1650	1900	
	OFF		Range 3,	65 kHz	18	65	1
		MSI clock	V _{CORE} =1.2 V,	524 kHz	31.5	75	
			VOS[1:0]=11	4.2 MHz	140	210	1
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	665	830)
(0)		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	
I _{DD} (Sleep)			Range 3,	1 MHz	57.5	130	μΑ
			V _{CORE} =1.2 V,	2 MHz	84	170	
			VOS[1:0]=11	4 MHz	150	180 210 370 710 430 860 1900 65 75 210 830 2100 130 170 280 310 420 770 460 950 2400 110 130	1
		f _{HSE} = f _{HCLK} up to	Range 2,	4 MHz	170	310	210 830 2100 µA 130 170 280 310 420 770 460
		16 MHz included, f _{HSE} = f _{HCLK} /2 above	CORE=1.5 V,	8 MHz	315	420	
		16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16 MHz	605	770	
			Range 1,	8 MHz	380	460	
	Supply current		V _{CORE} =1.8 V,	16 MHz	730	950	
	in Sleep mode, Flash		VOS[1:0]=01	32 MHz	1650	2400	
	ON		Range 3,	65 kHz	29.5	110	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	44.5	130	1
			VOS[1:0]=11	4.2 MHz	150	270	
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	680	950	
		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	

^{1.} Guaranteed by characterization results at 125 $^{\circ}$ C, unless otherwise specified.



2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 32. Current consumption in Low-power run mode

Symbol	Parameter		Conditions		Тур	Max ⁽¹⁾	Unit
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	8.5	10	
			MSI clock = 65 kHz,	T _A = 85 °C	11.5	48	
			f _{HCLK} = 32 kHz	T _A = 105 °C	15.5	53	
				T _A = 125 °C	27.5	130	
		All peripherals		T _A =-40 °C to 25 °C	10	15	
	OFF, code executed from	MSI clock= 65 kHz,	T _A = 85 °C	15.5	50		
	RAM, Flash	f _{HCLK} = 65 kHz	T _A = 105 °C	19.5	54		
		switched off, V _{DD} from 1.65		T _A = 125 °C	31.5	130	
	to 3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	20	25		
			T _A = 55 °C	23	50		
		MSI clock= 131 kHz, f _{HCLK} = 131 kHz	T _A = 85 °C	25.5	55		
	Cumply		HOLK TO THE	T _A = 105 °C	29.5	64	
I _{DD}	Supply current in			T _A = 125 °C	40	140	۸
(LP Run)	Low-power run mode			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	22	28	μΑ
	Turrinouc		MSI clock= 65 kHz,	T _A = 85 °C	26	68	
			f _{HCLK} = 32 kHz	T _A = 105 °C	31	75	
				T _A = 125 °C	44	95	
		All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	27.5	33	
		OFF, code	MSI clock = 65 kHz,	T _A = 85 °C	31.5	73	μΑ
		executed from Flash, V _{DD}	f _{HCLK} = 65 kHz	T _A = 105 °C	36.5	80	
		from 1.65 V to		T _A = 125 °C	49	100	
		3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	39	46	
			MSI clock =	T _A = 55 °C	41	80	
			131 kHz,	T _A = 85 °C	44	86	
			f _{HCLK} = 131 kHz	T _A = 105 °C	49.5	100	
			T _A = 125 °C	60	120		

^{1.} Guaranteed by characterization results at 125 $^{\circ}\text{C},$ unless otherwise specified.

577

IDD (mA) 3.50E-02 3.00E-02 1.50E-02 1.00E-02 5.00E-03 VDD (V) 1.80 2.00 2.20 2.40 2.60 2.80 3.00 3.20 3.40 3.60 0 WS - 85°C 0 WS - 105°C 0 WS - 125°C MSv34794V3

Figure 15. I_{DD} vs V_{DD} , at T_A = 25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Table 33. Current consumption in Low-power sleep mode

Symbol	Parameter		Conditions			Max ⁽¹⁾	Unit
			MSI clock = 65 kHz, f _{HCLK} = 32 kHz, Flash OFF	T _A = -40 to 25°C	4.7 ⁽²⁾	-	
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	17	23	
			MSI clock = 65 kHz,	T _A = 85 °C	19.5	63	
			f _{HCLK} = 32 kHz, Flash ON	T _A = 105 °C	23	69	
				T _A = 125 °C	32.5	90	
	Supply current in	All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	17	23	
(LP Sleep)	Low-power	OFF, V _{DD} from 1.65 to 3.6 V	MSI clock =65 kHz,	T _A = 85 °C	20	63	μΑ
	sleep mode	1.05 to 5.0 v	f _{HCLK} = 65 kHz, Flash ON	T _A = 105 °C	23.5	69	
				T _A = 125 °C	32.5	90	
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	19.5	36	
			MSI clock = 131 kHz,	T _A = 55 °C	20.5	64	
			f _{HCLK} = 131 kHz,	T _A = 85 °C	22.5	66	
			Flash ON	T _A = 105 °C	26	72	
				T _A = 125 °C	35	95	

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified.

^{2.} As the CPU is in Sleep mode, the difference between the current consumption with Flash ON and OFF (nearly 12 μ A) is the same whatever the clock frequency.

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0.41	1	
		T _A = 55°C	0.63	2.1	
I _{DD} (Stop)	Supply current in Stop mode	T _A = 85°C	1.7	4.5	μA
		T _A = 105°C	4	9.6	
		T _A = 125°C	11	24 ⁽²⁾	

Table 34. Typical and maximum current consumptions in Stop mode

- 1. Guaranteed by characterization results at 125 °C, unless otherwise specified.
- 2. Guaranteed by test in production.

Figure 16. I_{DD} vs V_{DD} , at T_A = 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive




Figure 17. I_{DD} vs V_{DD} , at T_A = 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF




Table 35. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditi	ons	Тур	Max ⁽¹⁾	Unit
			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	1.3	1.7	
			T _A = 55 °C	-	2.9	
	Independent watchdog and LSI enabled	T _A = 85 °C	-	3.3		
			T _A = 105 °C	-	4.1	
I _{DD}	Supply current in Standby		T _A = 125 °C	-	8.5]
(Standby)	mode		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0.29	0.6	- μA - -
			T _A = 55 °C	0.32	0.9	
		Independent watchdog and LSI OFF	T _A = 85 °C	0.5	2.3	
			T _A = 105 °C	0.94	3	
			T _A = 125 °C	2.6	7	

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified

Table 36. Average current consumption during Wakeup

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
		HSI/4	0,7	
I _{DD} (Wakeup from Stop)	Supply current during Wakeup from Stop mode	MSI clock = 4,2 MHz	0,7	
		MSI clock = 1,05 MHz	0,4	
		MSI clock = 65 KHz	0,1	mA
I _{DD} (Reset)	Reset pin pulled down	-	0,21	110
I _{DD} (Power-up)	BOR ON	-	0,23	
I _{DD} (Wakeup from	With Fast wakeup set	MSI clock = 2,1 MHz	0,5	
StandBy)	With Fast wakeup disabled	MSI clock = 2,1 MHz	0,12	

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked on

Table 37. Peripheral current consumption in Run or Sleep mode⁽¹⁾

		Typical	consumption, V	/ _{DD} = 3.0 V, T _A =	25 °C	
Per	ipheral	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	
	LPTIM1	10	8.5	6.5	8	
	LPUART1	8	6.5	5.5	6	
APB1	SPI2	9	4.5	3.5	4	μΑ/ΜΗz (f _{HCLK})
	USART2	14.5	12	9.5	11	('HCLK)
	TIM2	10.5	8.5	7	9	
	TIM6	3.5	3	2.5	2	
	WWDG	3	2	2	2	İ
	ADC1 ⁽²⁾	5.5	5	3.5	4	µA/MHz
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	
APDZ	TIM22	7	6	5	6	(f _{HCLK})
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	İ
	GPIOA	3.5	3	2.5	2.5	
Cortex-	GPIOB	3.5	2.5	2	2.5	μΑ/MHz
M0+ core I/O port	GPIOC	8.5	6.5	5.5	7	(f _{HCLK})
-	GPIOD	1	0.5	0.5	0.5	İ
	CRC	1.5	1	1	1	
AHB	FLASH	0(3)	0(3)	0(3)	0 ⁽³⁾	μΑ/ΜΗz (f _{HCLK})
	DMA1	10	8	6.5	8.5	('HOLK)



Table 37. Peripheral current consumption in Run or Sleep mode⁽¹⁾ (continued)

	Typical				
Peripheral	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
All enabled	283	225	222.5	212.5	μΑ/ΜΗz (f _{HCLK})
PWR	2.5	2	2	1	μΑ/ΜΗz (f _{HCLK})

^{1.} Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

Table 38. Peripheral current consumption in Stop and Standby mode⁽¹⁾

Symbol	Davimbaval	Typical consum	ption, T _A = 25 °C	llnit
Symbol	Peripheral	V _{DD} =1.8 V	V _{DD} =3.0 V	- Unit
I _{DD(PVD / BOR)}	-	0.7	1.2	
I _{REFINT}	-	-	1.4	
-	LSE Low drive ⁽²⁾	0,1	0,1	
-	LPTIM1, Input 100 Hz	0,01	0,01	μΑ
-	LPTIM1, Input 1 MHz	6	6	
-	LPUART1	0,2	0,2	
-	RTC	0,3	0,48	

^{1.} LPTIM peripheral cannot operate in Standby mode.

^{2.} HSI oscillator is OFF for this measure.

^{3.} Current consumption is negligible and close to 0 μ A.

^{2.} LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 39. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Тур	Max	Unit	
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8		
	Wakeup from Low-power sleep mode,	f _{HCLK} = 262 kHz Flash memory enabled	7	8	Number of clock	
twusleep_lp	f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash memory switched OFF	9	10	cycles	
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8		
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	5.0 8		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8		
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13		
t _{WUSTOP}	Wakeup from Stop mode, regulator in low- power mode	f _{HCLK} = f _{MSI} = 1.05 MHz	13	23	μs	
	power mode	f _{HCLK} = f _{MSI} = 524 kHz	28	38		
		f _{HCLK} = f _{MSI} = 262 kHz	51	65		
		f _{HCLK} = f _{MSI} = 131 kHz	100	120		
		f _{HCLK} = MSI = 65 kHz	190	260		
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.0	11		
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	7.9	10		
		f _{HCLK} = f _{MSI} = 4.2 MHz	4.7	8		
t	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	μs	
t _{WUSTDBY}	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms	



6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 18.

Table 40. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is ON or PLL is used	1	8 32	MHz	
f _{HSE_ext}	frequency	CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}	ı	0.3V _{DD}	v
$t_{w(HSE)} \ t_{w(HSE)}$	OSC_IN high or low time		12	ı	-	ns
t _{r(HSE)}	OSC_IN rise or fall time	-	-	-	20	115
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45		55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	·	±1	μΑ

^{1.} Guaranteed by design.




Figure 18. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 23*.

Table 41. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time		465	ı	-	ns
$\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
IL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production

V_{LSEL}

90%

V_{LSEL}

10%

T_{LSE}

EXTERNAL
CLOCK SOURCE

STM32Lxx

ai18233c

Figure 19. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 42*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{OSC_IN}	Oscillator frequency	-	1		25	MHz		
R _F	Feedback resistor	-	-	200	-	kΩ		
G _m	Maximum critical crystal transconductance	Startup	ı	ı	700	μA /V		
t _{SU(HSE)}	Startup time	V _{DD} is stabilized	-	2	-	ms		

Table 42. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 20*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.




Figure 20. HSE oscillator circuit diagram

57

^{1.} Guaranteed by design.

Guaranteed by characterization results. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min ⁽²⁾	Тур	Max	Unit
f_{LSE}	LSE oscillator frequency		-	32.768	-	kHz
0		LSEDRV[1:0]=00 lower driving capability	-	-	0.5	۸ ۸ /
	Maximum critical crystal	LSEDRV[1:0]= 01 medium low driving capability	-	-	0.75	
G _m	m transconductance	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μA/V
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 43. LSE oscillator characteristics⁽¹⁾

- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- Guaranteed by characterization results. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 21. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



^{1.} Guaranteed by design.

6.3.7 Internal clock source characteristics

The parameters given in *Table 44* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

High-speed internal 16 MHz (HSI16) RC oscillator

Table 44. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM` /` /	trimmed resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
	Accuracy of the factory-calibrated HSI16 oscillator	$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
ACC		V_{DDA} = 3.0 V, T_{A} = -10 to 70 °C	-2	-	2	%
ACC _{HSI16}		V_{DDA} = 3.0 V, T_{A} = -10 to 85 °C	-2.5	-	2	%
		V_{DDA} = 3.0 V, T_{A} = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = -40 to 125 °C	-5.45	-	3.25	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	•	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μΑ

^{1.} The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.

Figure 22. HSI16 minimum and maximum value versus temperature 4.00% 3.00% 2.00% 1.65V min 0,00 3V typ 60 20 40 120 3.6V max 1.65V max ■ 3.6V min 4 009 -5.00% -6.00% MSv34791V1

57/

DocID025938 Rev 8

71/131

Low-speed internal (LSI) RC oscillator

Table 45. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift 0°C ≤T _A ≤85°C	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	400	510	nA

- 1. Guaranteed by test in production.
- 2. This is a deviation for an individual part, once the initial frequency has been measured.
- 3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 46. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit	
		MSI range 0	65.5	-		
		MSI range 1	131	-	kHz	
		MSI range 2 262 MSI range 3 524	262	-	NI IZ	
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C		-			
	TOD COLUMN IN THE COLUMN IN TH	MSI range 4	1.05	-		
		MSI range 5	2.1	-	MHz	
		MSI range 6	4.2	-		
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%	
	MSI oscillator frequency drift 0 °C ≤T _A ≤85 °C	-	±3	-		
		MSI range 0	- 8.9	+7.0		
		MSI range 1	- 7.1	+5.0		
D _{TEMP(MSI)} ⁽¹⁾		MSI range 2	- 6.4	+4.0	%	
	MSI oscillator frequency drift $V_{DD} = 3.3 \text{ V}, -40 \text{ °C} \leq T_A \leq 110 \text{ °C}$	MSI range 3	- 6.2	+3.0		
	TOD STORY, STORY STORY	MSI range 4	- 5.2	+3.0	-	
		MSI range 5	- 4.8	+2.0		
		MSI range 6	- 4.7	+2.0		
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	-	2.5	%/V	

DocID025938 Rev 8 72/131

Table 46. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	0 0.75 - 1 1 - 2 1.5 - 3 2.5 - 4 4.5 - 5 8 - 6 15 - 6 0 30 - 1 20 - 2 15 - 3 10 - 4 6 - 5 5 - 6, ge 1 3.5 - 6, ge 1 3.5 - 6, ge 1 - 20 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1		
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	-		
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
toursen	MSI oscillator startup time	MSI range 4	6 - 5 -	II6	
t _{SU(MSI)}	ino oscillator startup time	MSI range 5	5	-	— μs —
		MSI range 6, Voltage range 1 and 2	/oltage range 1 3.5 - and 2	-	
		MSI range 6, Voltage range 3		-	
		MSI range 0	-	40	
		MSI range 1	-	20	
			-	10	
			4		
t _{STAB(MSI)} ⁽²⁾	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
STAB(MSI)	Well oscillator stabilization arrie	MSI range 5	-	2	μο
		MSI range 6, Voltage range 1 and 2		2	
		MSI range 3, Voltage range 3			
f	MSI oscillator frequency overshoot	Any range to range 5	rige 5 - 4 y range to 6	4	MHz
f _{OVER(MSI)}	Wich oscillator frequency overshoot	Any range to range 6		6	IVITIZ

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results.

6.3.8 PLL characteristics

The parameters given in *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 47. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Onit
t	PLL input clock ⁽²⁾	2	-	24	MHz
f _{PLL_IN}	PLL input clock duty cycle	45	-	55	%
f _{PLL_OUT}	PLL output clock	2	-	32	MHz
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs
Jitter	Cycle-to-cycle jitter	-		±600	ps
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450	
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	μA

^{1.} Guaranteed by characterization results.

6.3.9 Memory characteristics

RAM memory

Table 48. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 49. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	٧
↓ Programming tii	Programming time for	Erasing	-	3.28	3.94	ms
^t prog	word or half-page	Programming	-	3.28	3.94	1115



Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

Table 49. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
	Average current during the whole programming / erase operation		-	500	700	μΑ
I _{DD}	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

^{1.} Guaranteed by design.

Table 50. Flash memory and data EEPROM endurance and retention

Cumbal	Parameter	Conditions	Value	Unit
Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
	Cycling (erase / write) Program memory	T _A = -40°C to 105 °C	10	
N _{CYC} ⁽²⁾ EEP Cycl Prog Cycl	Cycling (erase / write) EEPROM data memory	1 _A = -40 0 to 100 0	100	kcycles
	Cycling (erase / write) Program memory	T _A = -40°C to 125 °C	0.2	Roycles
	Cycling (erase / write) EEPROM data memory	1A = -40 0 to 125 0	2	
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RFT} = +85 °C	30	
	Data retention (EEPROM data memory) after 100 kcycles at T _A = 85 °C	1 RET = +05 C	30	
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at T _A = 105 °C	T _{RFT} = +105 °C		years
'RET'	Data retention (EEPROM data memory) after 100 kcycles at T _A = 105 °C	TRET - 1103 C	10	years
	Data retention (program memory) after 200 cycles at T _A = 125 °C	T - +125 °C	10	
	Data retention (EEPROM data memory) after 2 kcycles at T _A = 125 °C	T _{RET} = +125 °C		

^{1.} Guaranteed by characterization results.

^{2.} Characterization is done according to JEDEC JESD22-A117.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 51*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ Symbol **Parameter Conditions Class** $V_{DD} = 3.3 \text{ V, LQFP64, } T_A = +25 \text{ °C,}$ Voltage limits to be applied on any I/O pin to V_{FESD} $f_{HCLK} = 32 \text{ MHz}$ 3B induce a functional disturbance conforms to IEC 61000-4-2 $V_{DD} = 3.3 \text{ V, LQFP64, } T_A = +25 \text{ °C,}$ Fast transient voltage burst limits to be f_{HCLK} = 32 MHz applied through 100 pF on V_{DD} and V_{SS} V_{EFTB} 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 51. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 52. EMI characteristics

Symbol		Conditions	Monitored	Max			
	Parameter		frequency band	8 MHz/ 4 MHz	8 MHz/ 16 MHz	8 MHz/ 32 MHz	Unit
		Peak level $V_{DD} = 3.6 \text{ V},$ $T_A = 25 \text{ °C},$ compliant with IEC 61967-2	0.1 to 30 MHz	-21	-15	-12	
9	Poak lovol		30 to 130 MHz	-14	-12	-1	dΒμV
S _{EMI}	reak level		130 MHz to 1GHz	-10	-11	-7	
			EMI Level	1	1	1	-



6.3.11 **Electrical sensitivity characteristics**

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 53. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 54. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +125 °C conforming to JESD78A	II level A

DocID025938 Rev 8 78/131



6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 55.

Table 55. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA ⁽¹⁾	
I _{INJ}	Injected current on PA0, PA4, PA5, PA11, PA12, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 ⁽²⁾	NA ⁽¹⁾	
	Injected current on any other pins	-5 ⁽²⁾	+5	

^{1.} Current injection is not possible.

^{2.} It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Table 56. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}	
		BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os	0.7 V _{DD}	-	-	V
	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V _{DD} ⁽³⁾	-	
V _{hys}	(2)	BOOT0 pin	-	0.01	-	
		V _{SS} ≤V _{IN} ≤V _{DD} All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	±50	
	Input leakage current ⁽⁴⁾	V _{SS} ≤V _{IN} ≤V _{DD} , PA11 and PA12 I/Os	-	-	-50/+250	nA
		V _{SS} ≤V _{IN} ≤V _{DD} FTf I/Os	-	-	±100	
l _{lkg}		V _{DD} ≤V _{IN} ≤5 V All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	200	nA
		V _{DD} ≤V _{IN} ≤5 V FTf I/Os	-	-	500	
		V _{DD} ≤V _{IN} ≤5 V PA11, PA12 and BOOT0	-	-	10	μΑ
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	25	45	65	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	45	65	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Guaranteed by characterization.

^{2.} Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

^{3.} With a minimum of 200 mV. Guaranteed by characterization results.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).





Figure 23. V_{IH}/V_{IL} versus VDD (CMOS I/Os)

Figure 24. V_{IH}/V_{IL} versus VDD (TTL I/Os)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 57*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 21*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating $I_{VSS(\Sigma)}$ (see *Table 21*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Table 57. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ , I _{IO} = +8 mA	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	10^{-40} IIA $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = + 8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = -6 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -15 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.65 V ≤V _{DD} < 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$I_{IO} = -4 \text{ mA}$ 1.65 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.45	-	
V _{OLFM+} (1)(4)	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ 2.7 V \leq V _{DD} \leq 3.6 V	-	0.4	
VOLFM+	I/O pin in Fm+ mode	I_{IO} = 10 mA 1.65 V \leq V _{DD} \leq 3.6 V	-	0.4	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in Table 21.
 The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

47/

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 21. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

^{4.} Guaranteed by characterization results.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 25* and *Table 58*, respectively.

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 58. I/O AC characteristics⁽¹⁾

OSPEEDRx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
	f us	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz
00	f _{max(IO)out}	maximum nequency	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	100	KIIZ
	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	125	ns
	t _{r(IO)out}	Output fise and fair time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	320	110
	f (10)	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	2	MHz
01	f _{max(IO)out}	Maximum frequency	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	0.6	1011 12
01	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	30	ns
	t _{r(IO)out}	Output rise and fail time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	65	113
	E	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	10	MHz
10	F _{max(IO)out}	Maximum requertey	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	2	IVII IZ
10	t _{f(IO)out}	l Output rise and fall time ⊢	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	13	3 ns
	t _{r(IO)out}		$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	28	113
	F 400 4	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	35	MHz
11	F _{max(IO)out}	waxiinam irequency	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	10	1011 12
	t _{f(IO)out}	Output rise and fall time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	6	ns
	t _{r(IO)out}	Output rise and fail time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	17	113
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$	-	10	ns
Fm+	t _{r(IO)out}	Output rise time		-	30	115
configuration ⁽⁴⁾	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	350	KHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 3.6 \text{ V}$	-	15	no
	t _{r(IO)out}	Output rise time		-	60	ns
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

^{1.} The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

^{4.} When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.



DocID025938 Rev 8

83/131

^{2.} Guaranteed by design.

^{3.} The maximum frequency is defined in Figure 25.




Figure 25. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI}, except when it is internally driven low (see *Table 59*).

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	V_{SS}	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	1.4	-	V_{DD}	
V ₂ , ,,,,,,,,,(1)	NRST output low level	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-	0.4	٧
V _{OL(NRST)} ⁽¹⁾	voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	ı	-		
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	1	-	10%V _{DD} ⁽²⁾	ı	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	25	45	65	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 59. NRST pin characteristics

577

^{1.} Guaranteed by design.

^{2. 200} mV minimum value

^{3.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 26. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 59. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 23: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 60. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V	Analog supply voltage for	Fast channel	1.65	-	3.6	V	
V_{DDA}	ADC ON	Standard channel	1.75 ⁽¹⁾	-	3.6	V	
V _{REF+}	Positive reference voltage	-	1.65		V_{DDA}	V	
	Current consumption of the	1.14 Msps	-	200	-		
	ADC on V _{DDA} and V _{REF+}	10 ksps	-	40	-		
IDDA (ADC)	Current consumption of the ADC on V _{DD} ⁽²⁾	1.14 Msps	-	70	-	μΑ	
		10 ksps	-	1	-	ļ	
	ADC clock frequency	Voltage scaling Range 1	0.14	-	16		
f_{ADC}		Voltage scaling Range 2	0.14	-	8	MHz	
		Voltage scaling Range 3	0.14	-	4		
f _S ⁽³⁾	Sampling rate	12-bit resolution	0.01	-	1.14	MHz	
f _{TRIG} ⁽³⁾	External trigger frequency	f _{ADC} = 16 MHz, 12-bit resolution	-	-	941	kHz	
1140		-	-	-	17	1/f _{ADC}	
V _{AIN}	Conversion voltage range	-	0	-	V _{REF+}	V	



DocID025938 Rev 8

85/131

Table 60. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{AIN} ⁽³⁾	External input impedance	See Equation 1 and Table 61 for details	-	-	50	kΩ
R _{ADC} ⁽³⁾⁽⁴⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽³⁾	Internal sample and hold capacitor	-	-	-	8	pF
t _{CAL} (3)(5)	Calibration time	f _{ADC} = 16 MHz		5.2		μs
CAL	Cambration time	-		83		1/f _{ADC}
		ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} ⁽⁶⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266			μs
		$f_{ADC} = f_{PCLK}/2$	8.5			1/f _{PCLK}
t _{latr} ⁽³⁾	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516			μs
		$f_{ADC} = f_{PCLK}/4$	16.5			1/f _{PCLK}
		$f_{ADC} = f_{HSI16} = 16 \text{ MHz}$	0.252	ı	0.260	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}
ts ⁽³⁾	Sampling time	f _{ADC} = 16 MHz	0.093	-	10.03	μs
ls''	Sampling time	-	1.5	-	160.5	1/f _{ADC}
t _{UP_LDO} (3)(5)	Internal LDO power-up time	-	-	-	10	μs
t _{STAB} (3)(5)	ADC stabilization time	-		14		1/f _{ADC}
+ (3)	Total conversion time	f _{ADC} = 16 MHz, 12-bit resolution	0.875	-	10.81	μs
t _{ConV} ⁽³⁾	(including sampling time)	12-bit resolution	14 to 173 (t _S for sampling +12.5 for successive approximation)		1/f _{ADC}	

^{1.} V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to *Table 61: RAIN max for fADC = 16 MHz*.

57

^{2.} A current consumption proportional to the APB clock frequency has to be added (see *Table 37: Peripheral current consumption in Run or Sleep mode*).

^{3.} Guaranteed by design.

Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 61: RAIN max for fADC = 16 MHz.

^{5.} This parameter only includes the ADC timing. It does not take into account register access latency.

^{6.} This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC}$$

The simplified formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 61. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

		B may for	R _{AIN} max for standard channels (kΩ)						
T _s (cycles)	t _S (µs)	R _{AIN} max for fast channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	V _{DD} > 1.75 V	V _{DD} > 1.65 V and T _A > -10 °C	V _{DD} > 1.65 V and T _A > 25 °C
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

^{1.} Guaranteed by design.

Table 62. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.65 V < V _{DDA} = V _{REF+} < 3.6 V,	10.2	11		
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	1.65 V < V_{DDA} = V_{REF+} < 3.6 V, L range 1/2/3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	5	
EO	Offset error			1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	3	
ED	Differential linearity error	1.65 V < V _{REF+} < V _{DDA} < 3.6 V, range 1/2/3	-	1	2	
ENOB	Effective number of bits		10.0	11.0	-	bits
SINAD	Signal-to-noise distortion		62	69	-	
SNR	Signal-to-noise ratio		61	69	-	dB
THD	Total harmonic distortion		ı	-85	-65	

Table 62. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾ (continued)

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC accuracy.
- Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.




Figure 27. ADC accuracy characteristics




Figure 28. Typical connection diagram using the ADC

- 1. Refer to *Table 60: ADC characteristics* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 29 or Figure 30, depending on whether $V_{\text{REF+}}$ is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.




Figure 29. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})




Figure 30. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

6.3.16 Temperature sensor characteristics

Table 63. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 64. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
$T_{L}^{(1)}$	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₃₀	Voltage at 130°C ±5°C ⁽²⁾	640	670	700	mV
I _{DDA(TEMP)} (3)	Current consumption	-	3.4	6	μA
t _{START} (3)	Startup time	-	-	10	116
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature	10	-	-	μs

- 1. Guaranteed by characterization results.
- 2. Measured at V_{DD} = 3 V ±10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.
- 3. Guaranteed by design.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

57/

6.3.17 Comparators

Table 65. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65		3.6	V
R _{400K}	R _{400K} value	-	-	400	-	kΩ
R _{10K}	R _{10K} value	-	-	10	-	N22
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V_{DDA}	V
t _{START}	Comparator startup time	-	-	7	10	ue
td	Propagation delay ⁽²⁾	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$\begin{split} V_{DDA} &= 3.6 \text{ V}, V_{IN+} = 0 \text{ V}, \\ V_{IN-} &= V_{REFINT}, T_A = 25 \ ^{\circ}\text{C} \end{split}$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

^{1.} Guaranteed by characterization.

Table 66. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	V
+ .	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
•	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	1.8 3.5	
t _{d slow}	Propagation delay VIII slow mode	2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6	μs
•	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	0.8	2	
t _{d fast}	Fropagation delay: / In last mode	2.7 V ≤V _{DDA} ≤3.6 V	-	1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$, $T_A = 0$ to 50 °C, $V_{-} = V_{REFINT}$, $3/4 V_{REFINT}$, $1/2 V_{REFINT}$, $1/4 V_{REFINT}$.	-	15	30	ppm /°C
1	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Guirent consumption	Slow mode	-	0.5	2	μA

^{1.} Guaranteed by characterization results.

^{3.} Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



DocID025938 Rev 8

91/131

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage not included.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 67* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Conditions Unit **Symbol Parameter** Min Max 1 t_{TIMxCLK} Timer resolution time t_{res(TIM)} $f_{TIMxCLK} = 32 \text{ MHz}$ 31.25 ns MHz f_{TIMxCLK}/2 Timer external clock frequency on CH1 f_{EXT} $f_{TIMxCLK} = 32 \text{ MHz}$ 0 16 MHz Timer resolution 16 bit Res_{TIM} 16-bit counter clock period when 1 65536 t_{TIMxCLK} internal clock is selected (timer's **t**COUNTER f_{TIMxCLK} = 32 MHz | 0.0312 2048 μs prescaler disabled) 65536 × 65536 t_{TIMxCLK} Maximum possible count t_{MAX} COUNT 134.2 $f_{TIMxCLK} = 32 MHz$ s

Table 67. TIMx characteristics⁽¹⁾

6.3.19 Communications interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 68* for the analog filter characteristics).

^{1.} TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

The analog spike filter is compliant with I²C timings requirements only for the following voltage ranges:

- Fast mode Plus: 2.7 V ≤V_{DD} ≤3.6 V and voltage scaling Range 1
- Fast mode:
 - 2 V ≤V_{DD} ≤3.6 V and voltage scaling Range 1 or Range 2.
 - V_{DD} < 2 V, voltage scaling Range 1 or Range 2, C_{load} < 200 pF.

In other ranges, the analog filter should be disabled. The digital filter can be used instead.

Note: In Standard mode, no spike filter is required.

Table 68. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _{AF}		Range 1		260 ⁽³⁾	ns
	Maximum pulse width of spikes that are suppressed by the analog filter	Range 2	50 ⁽²⁾	-	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Range 3		-	

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 23*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 69. SPI characteristics in voltage Range 1 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK} 1/t _{c(SCK)}		Master mode			16	
		Slave mode receiver	-	-	16	
	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD<3.6V</v<sub>	-	-	12 ⁽²⁾	MHz
		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>	-	-	16 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%

Table 69. SPI characteristics in voltage Range 1 ⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	ı	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+	
t _{su(MI)}	- Data input setup time	Master mode	0	-	-	
t _{su(SI)}	- Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	7	-	-	
t _{h(SI)}	Data input noid time	Slave mode	3.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
4		Slave mode 1.65 V <v<sub>DD<3.6 V</v<sub>	-	18	41	
t _{v(SO)}	Data output valid time	Slave mode 2.7 V <v<sub>DD<3.6 V</v<sub>	-	18	25	
t _{v(MO)}		Master mode	-	4	7	
t _{h(SO)}	Data output hold time	Slave mode	10	-	-	
t _{h(MO)}	- Data output noid time	Master mode	0	-	-	

^{1.} Guaranteed by characterization results.

577

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while $Duty_{(SCK)} = 50\%$.

Table 70. SPI characteristics in voltage Range 2 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD<3.6V</v<sub>		-	8	MHz
*C(30K)		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>			8 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input actus time	Master mode	0	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	11	-	-	
t _{h(SI)}	Data input hold time	Slave mode	4.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	20	56.5	
t _{v(MO)}	Bata output valia timo	Master mode	-	5	9	
t _{h(SO)}	Data output hold time	Slave mode	13	-	-	
t _{h(MO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results.

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 71. SPI characteristics in voltage Range 3 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	CDI alogi fraguency	Master mode			2	MHz
1/t _{c(SCK)}	SPI clock frequency Slave mode		-	-	2 ⁽²⁾	IVITZ
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input setup time	Master mode	1.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	6	-	-	
t _{h(MI)}	Data input hold time	Master mode	13.5	-	-	
t _{h(SI)}	Data input noid time	Slave mode	16	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t _{v(SO)}	Data output valid time	Slave mode	-	30	70	
t _{v(MO)}	_ ata oatpat tana amo	Master mode	-	7	9	
t _{h(SO)}	Data output hold time	Slave mode	25	-	-	
t _{h(MO)}	Data output noid tille	Master mode	8	-	-	

^{1.} Guaranteed by characterization results.

577

The maximum SPI clock frequency in slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)} which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty_(SCK) = 50%.






Figure 31. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 33. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

57

I2S characteristics

Table 72. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
£	IOC aloak fraguanay	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	15	
t _{h(WS)}	WS hold time	Master mode	11	-	
t _{su(WS)}	WS setup time	Slave mode	6	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input actus time	Master receiver	0	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	6.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	18	-	115
t _{h(SD_SR)}	Data input hold time	Slave receiver	15.5	-	
t _{v(SD_ST)}	Data output valid timo	Slave transmitter (after enable edge)	-	77	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	8	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	18	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	1.5	-	

^{1.} Guaranteed by characterization results.

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.



^{2. 256}xFs maximum value is equal to the maximum clock frequency.




Figure 34. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 35. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first

57

Package information 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status *are available at www.st.com*. ECOPACK[®] is an ST trademark.

LQFP64 package information 7.1




Figure 36. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 73. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol		millimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
Е	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
K	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

577




Figure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

Device marking for LQFP64

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 38. LQFP64 marking example (package top view)

2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

57/

7.2 TFBGA64 package information

Figure 39. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 74. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.200	-	-	0.0472
A1	0.150	-	-	0.0059	-	-
A2	-	0.200	-	-	0.0079	-
A4	-	-	0.600	-	-	0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	-	3.500	-	-	0.1378	-
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	-	3.500	-	-	0.1378	-
е	-	0.500	-	-	0.0197	-
F	-	0.750	-	-	0.0295	-



DocID025938 Rev 8

Table 74. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 40. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball ,grid array recommended footprint




Table 75. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.27 mm
Dsm	0.35 mm typ. (depends on the soldermask registration tolerance)
Solder paste	0.27 mm aperture diameter.

Note: Non solder mask defined (NSMD) pads are recommended.

4 to 6 mils solder paste screen printing process.

Device marking for TFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾

Date code = Year + week
Y WW

Revision
code

MSv39317V1

Figure 41. TFBGA64 marking example (package top view)

2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.3 LQFP48 package information

Figure 42. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.


57/

Table 76. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Comple of		millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	8.800	9.000	9.200	0.3465	0.3543	0.3622		
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
D3	-	5.500	-	-	0.2165	-		
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622		
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
E3	-	5.500	-	-	0.2165	-		
е	-	0.500	-	-	0.0197	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
k	0°	3.5°	7°	0°	3.5°	7°		
CCC	-	-	0.080	-	-	0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

5//

DocID025938 Rev 8

109/131

Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 44. LQFP48 marking example (package top view)

577

^{2.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.4 Standard WLCSP36 package information

Figure 45. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline



- 1. Drawing is not to scale.
- 2. b dimensions is measured at the maximum bump diameter parallel to primary datum ${\sf Z}$

Table 77. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Syllibol	Min	Тур	Max	Min	Тур	Max
Α	-	-	0.59	-	-	0.023
A1	-	0.18	-	-	0.007	-
A2	-	0.38	-	-	0.015	-
A3	-	0.025 ⁽²⁾	-	-	0.001	-
b	0.22	0.25	0.28	0.009	0.010	0.011
D	2.59	2.61	2.63	0.102	0.103	0.104
Е	2.86	2.88	2.90	0.112	0.113	0.114
е	-	0.40	-	-	0.016	-
e1	-	2.00	-	-	0.079	-
e2	-	2.00	-	-	0.079	-



DocID025938 Rev 8

Table 77. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾		
Syllibol	Min	Тур	Max	Min	Тур	Max
F	-	0.305 ⁽³⁾	-	-	0.012	-
G	-	0.440 ⁽³⁾	-	-	0.017	-
aaa	-	-	0.100	-	-	0.004
bbb	-	-	0.100	-	-	0.004
ccc	-	-	0.100	-	-	0.004
ddd	-	-	0.050	-	-	0.002
eee	-	-	0.050	-	-	0.002

- 1. Values in inches are converted from mm and rounded to the 3rd decimal place.
- 2. Nominal dimension rounded to the 3rd decimal place results from process capability.
- 3. Calculated dimensions are rounded to the 3rd decimal place.

Figure 46. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale recommended footprint




Table 78. Standard WLCSP36 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

Device marking for standard WLCSP36

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Ball A1 identifier

Product identification⁽¹⁾

Date code = Year + week

Y

MSv39319V1


Figure 47. Standard WLCSP36 marking example (package top view)

3. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.5 Thin WLCSP36 package information

Figure 48. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline



- 1. Drawing is not to scale.
- 2. b dimensions is measured at the maximum bump diameter parallel to primary datum Z.
- 3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.


57/

Table 79. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package mechanical data

Comple of		millimeters	,o moonamo			
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	0.33	-	-	0.013
A1	-	0.10	-	-	0.004	-
A2	-	0.20	-	-	0.008	-
A3	-	0.025 ⁽²⁾	-	-	0.001	-
b	0.16	0.19	0.22	0.006	0.007	0.009
D	2.59	2.61	2.63	0.102	0.103	0.104
E	2.86	2.88	2.90	0.112	0.113	0.114
е	-	0.40	-	-	0.016	-
e1	-	2.00	-	-	0.079	-
e2	-	2.00	-	-	0.079	-
F	-	0.305 ⁽³⁾	-	-	0.012	-
G	-	0.440 ⁽³⁾	-	-	0.017	-
aaa	-	-	0.10	-	-	0.004
bbb	-	-	0.10	-	-	0.004
ccc	-	-	0.10	-	-	0.004
ddd	-	-	0.05	-	-	0.002
eee	-	-	0.05	-	-	0.002

- 1. Values in inches are converted from mm and rounded to the 3rd decimal place.
- 2. Back side coating. Nominal dimension rounded to the 3rd decimal place results from process capability.
- 3. Calculated dimensions are rounded to 3rd decimal place.

Figure 49. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package recommended footprint




DocID025938 Rev 8

Table 80. WLCSP36 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

7.6 LQFP32 package information

Figure 50. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.


57

Table 81. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Comple of	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 51. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

577

DocID025938 Rev 8

Device marking for LQFP32

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 52. LQFP32 marking example (package top view)

577

^{2.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.7 UFQFPN32 package information

Figure 53. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline




1. Drawing is not to scale.

Table 82. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 54. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Downloaded from Arrow.com.

Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 55. UFQFPN32 marking example (package top view)

2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.8 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}} \; \mathsf{max} = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	61	
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient Standard WLCSP36 - 0.4 mm pitch	63	
Θ_{JA}	Thermal resistance junction-ambient Thin WLCSP36 - 0.4 mm pitch	59	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	
	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm / 0.8 mm pitch	57	
	Thermal resistance junction-ambient UFQFPN32 - 5 x 5 mm / 0.5 mm pitch	38	

Table 83. Thermal characteristics





Figure 56. Thermal resistance

7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Ordering information

Table 84. STM32L051x6/8 ordering information scheme



TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



9 Revision history

Table 85. Document revision history

Date	Revision	Changes
13-Feb- 2014	1	Initial release.
29-Apr- 2014	2	Added WLCSP36 package. Updated Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby). Added Section 3.2: Interconnect matrix. Updated Figure 4: STM32L051x6/8 TFBGA64 ballout - 5x 5 mm Replaced TTa I/O structure by TC, updated PA0/4/5, PC5/14, BOOT0 and NRST I/O structure in Table 15: STM32L051x6/8 pin definitions. Updated Table 23: General operating conditions, Table 20: Voltage characteristics and Table 21: Current characteristics. Modified conditions in Table 26: Embedded internal reference voltage. Updated Table 27: Current consumption in Run mode, code with data processing running from Flash, Table 29: Current consumption in Run mode, code with data processing running from RAM, Table 31: Current consumption in Sleep mode, Table 32: Current consumption in Low-power run mode, Table 33: Current consumption in Low-power run mode, Table 33: Current consumption in Low-power sleep mode, Table 34: Typical and maximum current consumptions in Standby mode. Added Figure 13: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS, Figure 14: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 17: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 47: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Cow-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Cow-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Cow-power run mode, code running from RAM, Ra



Table 85. Document revision history (continued)

Date	Revision	Changes
25-Jun- 2014	Revision	Cover page: changed LQFP32 size, updated core speed. updated core speed, added minimum supply voltage for ADC and comparators. ADC now guaranteed down to 1.65 V. Updated list of applications in Section 1: Introduction. Changed number of I2S interfaces to one in Section 2: Description. Updated Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts. Updated Table 3: Functionalities depending on the operating power supply range. Updated RTC/TIM21 in Table 6: STM32L0xx peripherals interconnect matrix. Added note related to UFQFPN32 and note related to WLCSP36 in Table 15: STM32L051x6/8 pin definitions. Split LQFP32/UFQFPN32 pinout schematics into two distinct figures: Figure 7 and Figure 8. Updated V _{DDA} in Table 23: General operating conditions. Split Table Current consumption in Run mode, code with data processing running from Flash into Table 27 and Table 28 and content updated. Split Table Current consumption in Run mode, code with data processing running from RAM into Table 29 and Table 30 and content updated. Updated Table 31: Current consumption in Sleep mode, Table 32: Current consumption in Low-power run mode, Table 33: Current consumption in Low-power sleep mode, Table 34: Typical and maximum current consumptions in Stop mode, Table 35: Typical and maximum current consumptions in Standby mode, and added Table 36: Average current consumption in Island 37: Peripheral current consumption in Run or Sleep mode and added Table 37: Peripheral current consumption in Stop and Standby mode. Updated Table 37: Peripheral current consumption in Stop and Standby mode. Updated Table 49: Flash memory and data EEPROM characteristics and Table 50: Flash memory and data EEPROM endurance and retention. Updated Table 50: ADC characteristics. Updated Table 50: Thermal resistance and added note 1.

Table 85. Document revision history (continued)

Date	Revision	Changes
05-Sep- 2014	4	Extended operating temperature range to 125 °C. Updated minimum ADC operating voltage to 1.65 V. Updated Section 3.4.1: Power supply schemes. Replaced USART3 by LPUART1 and updated I/O structure for PC5 and PC15 pins in Table 15: STM32L051x6/8 pin definitions. Replaced LPUART by LPUART1 in Table 16: Alternate function port A, Table 17: Alternate function port B, Table 18: Alternate function port C and Table 19: Alternate function port D. Updated temperature range in Section 2: Description, Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts. Updated PD, TA and TJ to add range 3 in Table 23: General operating conditions. Added range 3 in Table 50: Flash memory and data EEPROM endurance and retention, Table 84: STM32L051x6/8 ordering information scheme. Update note 1 in Table 27: Current consumption in Run mode, code with data processing running from Flash, Table 29: Current consumption in Run mode, code with data processing running from RAM, Table 31: Current consumption in Sleep mode, Table 32: Current consumption in Low-power run mode, Table 33: Current consumption in Low-power run mode, Table 33: Current consumptions in Stop mode, Table 34: Typical and maximum current consumptions in Stop mode, Table 35: Typical and maximum current consumptions in Standby mode and Table 39: Low-power mode wakeup timings. Updated Figure 56: Thermal resistance and removed note 1. Updated Table 60: ADC characteristics and Table 62: ADC accuracy. Updated Figure 15: IDD vs VDD, at TA= 25/55/85/105/125 °C, Covpower run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 16: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive, Figure 17: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF. Updated Table 38: Peripheral current consumption in Standby mode and Table 39: Low-power mode wakeup timings. Updated ACC_HSI16 temperature conditions in Table 44: 16 MHz HSI16 oscillator characteristics. Updated



Table 85. Document revision history (continued)

Date	Revision	Changes
08-Sep- 2015	5	Updated LQFP64, TFBGA64 and LQFP48 pinout/ballout schematics to highlight pin/ball supplied through VDDIO2. Updated current consumption in Run mode in Section: Features. Updated Figure 6: STM32L051x6/8 WLCSP36 ballout and Figure 4: STM32L051x6/8 WLCSP36 ballout and Figure 4: STM32L051x6/8 TFBGA64 ballout - 5x 5 mm to change bump to top view. Renamed BOOT1 into nBOOT1. Changed USARTX, RTS into USARTX, RTS_DE and LPUARTX_RTS into LPUARTX_RTS_DE. Changed I/O structure to FT for PC15 in Table 15: STM32L051x6/8 pin definitions ADC no more available in Low-power run and Low-power Sleep modes in Table 5: Functionalities depending on the working mode (from Run/active down to standby). Updated Figure 7: STM32L051x6/8 LQFP32 pinout (PC14). Suppressed I2C2_SMBA alternate function for PB12 in Table 15: STM32L051x6/8 pin definitions and Table 17: Alternate function port B. In whole Section 6: Electrical characteristics, modified notes related to characteristics guaranteed by design and by tests during characteristics. Updated Table 20: Voltage characteristics. Updated Table 20: Voltage characteristics. Changed temperature condition in Table 8: Internal voltage reference measured values and Table 25: Embedded internal reference voltage calibration values. Updated Toeff in Table 26: Embedded internal reference voltage. Updated Figure 15: IDD vs VDD, at TA= 25/55/85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 16: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF. Added note related to Standby mode in Table 38: Peripheral current consumption in Stop and Standby mode. Updated Table 39: Low-power mode wakeup timings Updated Table 55: I/O current injection susceptibility, Table 56: I/O static characteristics and Table 55: I/O acroent sites. Section: 12C interface characteristics and Table 32: EMI characteristics. Added fup_LDO in Table 60: ADC characteristics. Added Figure 31: SPI timing diagram - slave mode and CPHA = 0. Upd



Table 85. Document revision history (continued)

Date	Revision	Changes
17-Mar- 2016	6	Updated number of SPIs on cover page and in <i>Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts</i> . Changed minimum comparator supply voltage to 1.65 V on cover page. Added number of fast and standard channels in <i>Section 3.11: Analog-to-digital converter (ADC)</i> . Updated <i>Section 3.16.2: Universal synchronous/asynchronous receiver transmitter (USART)</i> and <i>Section 3.16.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S)</i> to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. Added baudrate allowing to wake up the MCU from Stop mode in <i>Section 3.16.2: Universal synchronous/asynchronous receiver transmitter (USART)</i> and <i>Section 3.16.3: Low-power universal asynchronous receiver transmitter (LPUART)</i> . In <i>Section 6: Electrical characteristics</i> , updated notes related to values guaranteed by characterization. Changed V _{DDA} minimum value to 1.65 V in <i>Table 23: General operating conditions</i> . <i>Section 6.3.15: 12-bit ADC characteristics:</i> — <i>Table 60: ADC characteristics:</i> Distinction made between V _{DDA} for fast and standard channels; added note 1. Added note 4 related to R _{ADC} . Updated f _{TRIG} and V _{AIN} maximum value. Updated t _S and t _{CONV} . Added V _{REF+} . — Updated equation 1 description. — Updated <i>Table 61: RAIN max for fADC = 16 MHz</i> for f _{ADC} = 16 MHz and distinction made between fast and standard channels. Added <i>Table 69: USART/LPUART characteristics</i> . Updated <i>Figure 44: LQFP48 marking example (package top view)</i> .



Table 85. Document revision history (continued)

Date	Revision	Changes
07-Mar- 2017	7	Added thin WLCSP36 package Updated number of I2S interfaces in Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts. Removed note 2 related to PA4 in Table 15: STM32L051x6/8 pin definitions Added mission profile compliance with JEDEC JESD47 in Section 6.2: Absolute maximum ratings. Removed CRS from Table 37: Peripheral current consumption in Run or Sleep mode. Added note 2. related to the position of the external capacitor below Figure 26: Recommended NRST pin protection. Updated R _L in Table 60: ADC characteristics. Updated t _{AF} maximum value for range 1 in Table 68: I2C analog filter characteristics. Updated t _{WUUSART} description in Table 69: USART/LPUART characteristics. NSS timing waveforms updated in Figure 31: SPI timing diagram - slave mode and CPHA = 0 and Figure 32: SPI timing diagram - slave mode and CPHA = 1(1). Added reference to optional marking or inset/upset marks in all package device marking sections. Previous WLCSP36 package renamed "Standard" WLCSP36; added Note 2. below Figure 45: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline and updated Table 77: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data.
11-Sep- 2017	8	Memories and I/Os moved after Core in <i>Features</i> . Removed column "I/O operation" from <i>Table 3: Functionalities depending on the operating power supply range</i> and added note related to GPIO speed. In <i>Section 5: Memory mapping</i> , replaced memory mapping schematic by reference to the reference manual. Update note related to PA11/12 below <i>Figure 3: STM32L051x6/8 LQFP64 pinout - 10 x 10 mm</i> , <i>Figure 4: STM32L051x6/8 TFBGA64 ballout - 5x 5 mm</i> and <i>Figure 5: STM32L051x6/8 LQFP48 pinout - 7 x 7 mm</i> . Updated minimum and maximum values of I/O weak pull-up equivalent resistor (R _{PU}) and weak pull-down equivalent resistor (R _{PD}) in <i>Table 56: I/O static characteristics</i> . Updated minimum and maximum values of NRST weak pull-up equivalent resistor (R _{PU}) in <i>Table 59: NRST pin characteristics</i> . Removed <i>Table 90: USART/LPUART characteristics</i> . Updated <i>Figure 39: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline</i> . Updated note below marking schematics.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



DocID025938 Rev 8