

## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	55	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	80	Α
ID(*)	Drain current (continuous) at T <sub>C</sub> = 100 °C	80	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	320	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	300	W
P <sub>1</sub>	Long term load test (I <sub>D</sub> = 100 A, V <sub>DS</sub> = 1.5 V,	150	w
F1	t <sub>pulse</sub> =10 ms) ΔV <sub>SD</sub> (tested)	150	VV
P <sub>2</sub> <sup>(3)</sup>	Short term load test ( $I_D$ = 75 A, $V_{DS}$ = 15 V,	1125	w
1217	$t_{pulse}$ =700 µs) $\Delta V_{SD}$ (not tested)	1125	VV
E <sub>AS</sub> <sup>(4)</sup>	Single-pulse avalanche energy	1.3	J
dv/dt <sup>(5)</sup>	Peak diode recovery voltage slope	7	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C
T <sub>j</sub>	Operating junction temperature range	-55 to 175	

- 1. Current limited by package.
- 2. Pulse width limited by safe operating area.
- 3. Defined by design, not subject to production test.
- 4. Starting  $T_J$  = 25 °C,  $I_D$  = 30 A,  $V_{DD}$  = 30 V
- 5.  $I_{SD} \le 80~A$ ,  $di/dt \le 300~A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_J \le T_{JMAX}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.5	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	35	°C/W

1. When mounted on an FR-4 board of 1 inch<sup>2</sup>, 2 oz Cu.

DS8852 - Rev 2 page 2/16



## 2 Electrical characteristics

 $T_{CASE}$  = 25 °C unless otherwise specified

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	55			V
V <sub>BR0</sub>		V <sub>GS</sub> = 1.5 V, I <sub>D</sub> = 250 μA	40			V
V <sub>BR1</sub>		V <sub>GS</sub> = 1.5 V, I <sub>D</sub> = 10 mA	40			V
V <sub>BR2</sub>		V <sub>GS</sub> = 1.5 V, I <sub>D</sub> = 100 mA	40			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 55 V			10	μA
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 55 V T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub> (2)	Gate body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
		$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	2		4	V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 1 \text{ mA}, T_j = 175 °C (1)$	1			V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		5.0	6.5	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

**Table 4. Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz,	-	4400		pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V}, 1 - 1 \text{ IMHZ},$ $V_{GS} = 0 \text{ V}$	-	1020		pF
C <sub>rss</sub>	Reverse transfer capacitance	- V <sub>GS</sub> = 0 V	-	350		pF
Qg	Total gate charge	V <sub>DD</sub> = 27.5 V, I <sub>D</sub> = 80 A,	-	142	193	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	29		nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)		60.5		nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 27 \text{ V}, I_D = 40 \text{ A},$	-	27	-	ns
t <sub>r</sub>	Rise time	$R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	155	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	125	-	ns
t <sub>f</sub>	Fall time		-	65	-	ns

DS8852 - Rev 2 page 3/16

<sup>2.</sup> Tested  $@V_{GS}$ = ±22 V at wafer level.



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		80	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		320	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 80 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 80 A, di/dt = 100 A/ $\mu$ s,	-	100		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 35 V, T <sub>J</sub> = 150 °C	-	325		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	6.5		A


- 1. Pulse width limited by safe operating area
- 2. Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

DS8852 - Rev 2 page 4/16




#### 2.1 Electrical characteristics (curves)







0

5٧







DS8852 - Rev 2 page 5/16



Figure 7. Capacitance variations




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Source-drain diode forward characteristics





Figure 11. Normalized V<sub>(BR)DSS</sub> vs temperature



DS8852 - Rev 2 page 6/16



## 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS8852 - Rev 2 page 7/16



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS8852 - Rev 2 page 8/16



## 4.1 D<sup>2</sup>PAK (TO-263) type A package information

Figure 18. D<sup>2</sup>PAK (TO-263) type A package outline



0079457\_25



Table 7. D<sup>2</sup>PAK (TO-263) type A package mechanical data

Dim.	mm					
Dim.	Min.	Тур.	Max.			
A	4.40		4.60			
A1	0.03		0.23			
b	0.70		0.93			
b2	1.14		1.70			
С	0.45		0.60			
c2	1.23		1.36			
D	8.95		9.35			
D1	7.50	7.75	8.00			
D2	1.10	1.30	1.50			
Е	10.00		10.40			
E1	8.30	8.50	8.70			
E2	6.85	7.05	7.25			
е		2.54				
e1	4.88		5.28			
Н	15.00		15.85			
J1	2.49		2.69			
L	2.29		2.79			
L1	1.27		1.40			
L2	1.30		1.75			
R		0.40				
V2	0°		8°			

DS8852 - Rev 2 page 10/16



9.75 16.9 1.6 2.54 5.08


Figure 19. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)


Footprint



## 4.2 D<sup>2</sup>PAK packing information

Figure 20. D<sup>2</sup>PAK tape outline






AM08852v1

DS8852 - Rev 2 page 12/16



Figure 21. D<sup>2</sup>PAK reel outline



AM06038v1

Table 8. D<sup>2</sup>PAK tape and reel mechanical data

Таре				Reel		
Dim.	n	nm	Dim.	mm		
Dilli.	Min.	Max.	Dilli.	Min.	Max.	
A0	10.5	10.7	Α		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base qu	uantity	1000	
P2	1.9	2.1	Bulk qu	uantity	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

DS8852 - Rev 2 page 13/16



## **Revision history**

Table 9. Document revision history

Date	Version	Changes
19-Jan-2012	1	First issue.
		Removed maturity status indication from cover page. The document status is production data.
04-Sep-2018	2	Modified Table 1. Absolute maximum ratings.
		Updated Section 4 Package information.
		Minor text changes.





## **Contents**

1	Elec	trical ratingstrical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	D²PAK (TO-263) type A package information	8
	4.2	D²PAK packing information	11
Rev	/ision	history	14



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS8852 - Rev 2 page 16/16