

ORDERING INFORMATION				
TEMPERATURE RANGE	PACKAGE	MARKING	PART NUMBER	
-40 °C to +85 °C	TDFN4 1.2 mm x 1.6 mm	Gx	SiP32401ADNP-T1GE4	
-40 C to +85 C	TDFN4 1.2 IIIII X 1.0 IIIIII	Hx	SiP32402ADNP-T1GE4	

Notes

- x = Lot code
- · GE4 denotes halogen-free and RoHS-compliant

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	LIMIT	UNIT		
Supply Input Voltage (V _{IN})	-0.3 to +6			
Enable Input Voltage (V _{EN})	-0.3 to +6	V		
Output Voltage (V _{OUT})	-0.3 to V _{IN} + 0.3			
Maximum Continuous Switch Current (I _{max.}) ^c	2.4	^		
Maximum Repetitive Pulsed Current (1 ms, 10 % Duty Cycle) ^c	3	A		
ESD Rating (HBM)	4000	V		
Junction Temperature (T _J)	-40 to +125	°C		
Thermal Resistance (θ _{JA}) ^a	170	°C/W		
Power Dissipation (P _D) a, b	324	mW		

Notes

- a. Device mounted with all leads and power pad soldered or welded to PC board, see PCB layout.
- b. Derate 5.9 mW/°C above $T_A = 70$ °C, see PCB layout.
- c. T_A = 25 °C, see PCB layout

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE				
PARAMETER	LIMIT	UNIT		
Input Voltage Range (V _{IN})	1.1 to 5.5	V		
Operating Junction Temperature Range (T _J)	-40 to +125	°C		



SPECIFICATIONS	1		ı			ı	
DADAMETED	OVALDOL	TEST CONDITIONS UNLESS SPECIFIED	LIMITS -40 °C to +85 °C				
PARAMETER	SYMBOL	$V_{IN} = 5 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$ (typical values are at $T_A = 25 ^{\circ}\text{C}$)	MIN. a	TYP. b	MAX. a	UNIT	
Operating Voltage ^c	V _{IN}		1.1	-	5.5	V	
		V _{IN} = 1.2 V, EN = active	-	10.5	17		
		V _{IN} = 1.8 V, EN = active	-	21	30	μΑ	
		V _{IN} = 2.5 V, EN = active	-	34	50		
Quiescent Current	ΙQ	V _{IN} = 3.6 V, EN = active	-	54	90		
		V _{IN} = 4.3 V, EN = active	-	68	110		
		V _{IN} = 5 V, EN = active	-	105	180		
Off Supply Current	I _{Q(off)}	EN = inactive, OUT = open	-	-	1		
Off Switch Current	I _{DS(off)}	EN = inactive, OUT = GND	-	-	1		
Reverse Blocking Current	I _{RB}	$V_{OUT} = 5 \text{ V}, V_{IN} = 0 \text{ V}, V_{EN} = \text{inactive}$	-	-	10		
		V _{IN} = 1.2 V, I _L = 100 mA, T _A = 25 °C	-	66	76		
		V _{IN} = 1.8 V, I _L = 100 mA, T _A = 25 °C	-	62	72		
0. 0. 1.		V _{IN} = 2.5 V, I _L = 100 mA, T _A = 25 °C	-	62	72	- mΩ	
On-Resistance	R _{DS(on)}	V _{IN} = 3.6 V, I _L = 100 mA, T _A = 25 °C	-	62	72		
		V _{IN} = 4.3 V, I _L = 100 mA, T _A = 25 °C	-	62	72		
		V _{IN} = 5 V, I _L = 100 mA, T _A = 25 °C	-	62	72		
On-Resistance TempCoefficient	TC _{RDS}		-	4250	-	ppm/°	
	V _{IL}	V _{IN} = 1.2 V	-	-	0.3		
		V _{IN} = 1.8 V	-	-	0.4 ^d		
EN lagration Valtage C		V _{IN} = 2.5 V	-	-	0.5 ^d	1	
EN Input Low Voltage ^c		V _{IN} = 3.6 V	-	-	0.6 ^d	_	
		V _{IN} = 4.3 V	-	-	0.7 ^d		
		V _{IN} = 5 V	-	-	0.8 d	1 .,	
EN Input High Voltage ^c	V _{IH}	V _{IN} = 1.2 V	0.9 ^d	-	-	- V - - -	
		V _{IN} = 1.8 V	1.2 ^d	-	-		
		V _{IN} = 2.5 V	1.4 ^d	-	-		
		V _{IN} = 3.6 V	1.6 ^d	-	-		
		V _{IN} = 4.3 V	1.7 ^d	-	-		
		V _{IN} = 5 V	1.8	-	-		
EN Input Leakage	I _{SINK}	V _{EN} = 5.5 V	-1	-	1	μΑ	
Output Pulldown Resistance	R _{PD}	EN = inactive, T _A = 25 °C (for SiP32402A only)	-	217	280	Ω	
Output Turn-On Delay Time	t _{d(on)}		=	1.8	-		
Output Turn-On Rise Time	t _(on)	$V_{IN} = 3.6 \text{ V}, R_{LOAD} = 10 \Omega, T_A = 25 \text{ °C}$	1.2	2.5	3.8	ms	
Output Turn-Off Delay Time	t _{d(off)}		-	-	0.001		

Notes

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. For $V_{\mbox{\scriptsize IN}}$ outside this range consult typical EN threshold curve.
- d. Not tested, guarantee by design.

PIN CONFIGURATION




Fig. 2 - TDFN4 1.2 mm x 1.6 mm Package

PIN DESCRIPTION		
PIN NUMBER	NAME	FUNCTION
1	OUT	This is the output pin of the switch
2	GND	Ground connection
3	IN	This is the input pin of the switch
4	EN	Enable input





Fig. 3 - Quiescent Current vs. Input Voltage



 $V_{IN}(V)$ Fig. 4 - Off Supply Current vs. Input Voltage




Fig. 5 - Quiescent Current vs. Temperature




Fig. 6 - Off Supply Current vs. Temperature



www.vishay.com




Fig. 7 - Off Switch Current vs. Input Voltage




Fig. 8 - R_{DS(on)} vs. V_{IN}




Fig. 9 - Output Pull Down vs. Input Voltage




Fig. 10 - Off Switch Current vs. Temperature




Fig. 11 - R_{DS(on)} vs. Temperature




Fig. 12 - Output Pull Down vs. Temperature






Fig. 13 - Reverse Blocking Current vs. Output Voltage




Fig. 14 - Rise Time vs. Temperature




Fig. 15 - EN Threshold Voltage vs. Input Voltage




Fig. 16 - Turn-on Delay Time vs. Temperature




Fig. 17 - Turn-Off Delay Time vs. Temperature






Fig. 18 - Typical Turn-on Delay, Rise Time C_{OUT} = 0.1 μ F, C_{IN} = 4.7 μ F, I_{OUT} = 1.5 A




Fig. 19 - Typical Turn-on Delay, Rise Time C_{OUT} = 0.1 $\mu F,\,C_{IN}$ = 4.7 $\mu F,\,R_{OUT}$ = 10 Ω




Fig. 20 - Typical Turn-on Delay, Rise Time $C_{OUT}=200~\mu\text{F},~C_{IN}=4.7~\mu\text{F},~I_{OUT}=1.5~\text{A}$




Fig. 21 - Typical Fall Time C_{OUT} = 0.1 μ F, C_{IN} = 4.7 μ F, I_{OUT} = 1.5 A




Fig. 22 - Typical Fall Time C_{OUT} = 0.1 $\mu F,\,C_{IN}$ = 4.7 $\mu F,\,R_{OUT}$ = 10 Ω




Fig. 23 - Typical Fall Time C_{OUT} = 200 $\mu F,\,C_{IN}$ = 4.7 $\mu F,\,I_{OUT}$ = 1.5 A




Fig. 24 - Typical Turn-on Delay, Rise Time C_{OUT} = 200 μ F, C_{IN} = 4.7 μ F, R_{OUT} = 10 Ω




Fig. 25 - Typical Fall Time C_{OUT} = 200 $\mu F,\,C_{IN}$ = 4.7 $\mu F,\,ROUT$ = 10 Ω

BLOCK DIAGRAM






Fig. 26 - Functional Block Diagram

PCB LAYOUT





Top Bottom

Fig. 27 - PCB Layout for TDFN4 1.2 mm x 1.6 mm (type: FR4, size: 1" x 1", thickness: 0.062", copper thickness: 2 oz.)

DETAILED DESCRIPTION

SiP32401A and SiP32402A are advanced slew rate controlled high side load switch consisted of a n-channel power switch. When the device is enable the gate of the power switch is turned on at a controlled rate to avoid excessive in-rush current. Once fully on the gate to source voltage of the power switch is biased at a constant level. The design gives a flat on resistance throughout the operating voltages. When the device is off, the reverse blocking circuitry prevents current from flowing back to input if output is raised higher than input. The reverse blocking mechanism also works in case of no input applied. The SiP32402A also integrates an output discharge switch which allows fast output discharge.

APPLICATION INFORMATION

Input Capacitor

The SiP32401A and SiP32402A do not require an input capacitor. To limit the voltage drop on the input supply caused by transient inrush currents, an input bypass capacitor is recommended. A 2.2 μF ceramic capacitor placed as close to the V_{IN} and GND should be enough. Higher values capacitor can help to further reduce the voltage drop. Ceramic capacitors are recommended for their ability to withstand input current surge from low impedance sources such as batteries in portable devices.

Output Capacitor

While these devices works without an output capacitor, an 0.1 μF or larger capacitor across V_{OUT} and GND is recommended to accommodate load transient condition. It also help to prevent parasitic inductance forces V_{OUT} below GND when switching off. Output capacitor has minimal affect on device's turn on slew rate time. There is no requirement on capacitor type and its ESR.

Enable

The EN pin is compatible with both TTL and CMOS logic voltage levels.

Protection Against Reverse Voltage Condition

Both SiP32401A and SiP32402A contain reverse blocking circuitry to protect the current from going to the input from the output in case where the output voltage is higher than the input voltage when the main switch is off. Reverse blocking works for input voltage as low as 0 V.

Thermal Considerations

SiP32401A and SiP32402A are designed to maintain a constant output load current. Due to physical limitations of the layout and assembly of the device the maximum switch current is 2.8 A, as stated in the Absolute Maximum Ratings table. However, another limiting characteristic for the safe operating load current is the thermal power dissipation of the package. To obtain the highest power dissipation (and a thermal resistance of 170 °C/W) the power pad of the device should be connected to a heat sink on the printed circuit board. Figure 23 shows a typical PCB layout. All copper traces and vias for the IN and OUT pins should be sized adequately to carry the maximum continuous current.

The maximum power dissipation in any application is dependant on the maximum junction temperature, T_J (max.) = 125 °C, the junction-to-ambient thermal resistance for the TDFN4 1.2 mm x 1.6 mm package, θ_{J-A} = 170 °C/W, and the ambient temperature, T_A , which may be formulaically expressed as:

P (max.) =
$$\frac{T_J (max.) - T_A}{\theta_{J-A}} = \frac{125 - T_A}{170}$$



www.vishay.com

Vishay Siliconix

It then follows that, assuming an ambient temperature of 70 °C, the maximum power dissipation will be limited to about 324 mW.

So long as the load current is below the 2.8 A limit, the maximum continuous switch current becomes a function of two things: the package power dissipation and the $R_{DS(on)}$ at the ambient temperature.

As an example let us calculate the worst case maximum load current at T_A = 70 °C. The worst case $R_{DS(on)}$ at 25 °C occurs at an input voltage of 1.2 V and is equal to 76 m Ω . The $R_{DS(on)}$ at 70 °C can be extrapolated from this data using the following formula:

 $R_{DS(on)}$ (at 70 °C) = $R_{DS(on)}$ (at 25 °C) x (1 + T_C x DT)

Where T_C is 4250 ppm/°C. Continuing with the calculation we have

 $R_{DS(on)}$ (at 70 °C) = 76 m Ω x (1 + 0.00425 x (70 °C - 25 °C)) = 90.5 m Ω

The maximum current limit is then determined by

$$I_{LOAD}$$
 (max.) $<\sqrt{\frac{P \text{ (max.)}}{R_{DS(on)}}}$

which in case is 1.9 A. Under the stated input voltage condition, if the 1.9 A current limit is exceeded the internal die temperature will rise and eventually, possibly damage the device.


Recommended Board Layout

For the best performance, all traces should be as short as possible to minimize the inductance and parasitic effects. The input and output capacitors should be kept as close as possible to the input and output pins respectively. Connecting the central exposed pad to GND, using wide traces for input, output, and GND help reducing the case to ambient thermal impedance.


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg263705.




TDFN4 1.2 x 1.6 Case Outline







Bottom View



Side View

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.45	0.55	0.60	0.017	0.022	0.024	
A1	0.00	-	0.05	0.00	-	0.002	
A3	0.15 REF. or 0.127 REF. ⁽¹⁾				0.006 or 0.005 ⁽¹⁾		
b	0.20	0.25	0.30	0.008	0.010	0.012	
D	1.15	1.20	1.25	0.045	0.047	0.049	
D2	0.81	0.86	0.91	0.032	0.034	0.036	
е		0.50 BSC			0.020		
Е	1.55	1.60	1.65	0.061	0.063	0.065	
E2	0.45	0.50	0.55	0.018	0.020	0.022	
K	0.25 typ.			0.010 typ.			
1	0.25	0.30	0.35	0.010	0.012	0.014	

Note


DWG: 5995

Revision: 18-Apr-16 1 Document Number: 65734

⁽¹⁾ The dimension depends on the leadframe that assembly house used.



RECOMMENDED MINIMUM PADS FOR TDFN4 1.2 x 1.6



Recommended Minimum Pads Dimensions in mm

Document Number: 66558 www.vishay.com Revision: 05-Mar-10

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED