


Contents

| 1. | Connection Diagram | 3 |
|-----|-----------------------|---|
| 2. | Pin Description | 5 |
| 3. | Block Diagrams | 6 |
| 4. | Addressing | 8 |
| 5. | Read Status Enhanced | 8 |
| 6. | Extended Read Status | 8 |
| 7. | Read ID | 9 |
| 7.1 | Read Parameter Page 1 | 0 |

| 8. | Electrical Characteristics | 12 |
|-----|--|----|
| 8.1 | Valid Blocks | 12 |
| 8.2 | Recommended Operating Conditions | 12 |
| 8.3 | DC Characteristics | 13 |
| 8.4 | Pin Capacitance | 13 |
| 8.5 | Power Consumptions and Pin Capacitance | |
| | for Allowed Stacking Configurations | 13 |
| 9. | Physical Interface | 14 |
| 9.1 | Physical Diagram | 14 |
| 10. | Ordering Information | 16 |
| 11. | Appendix A — Errata | 17 |
| 12. | Document History | 18 |



1. Connection Diagram






Note:

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.





Note:

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.





| (A1) NC | NC | | | | | | | NC | A10) NC |
|------------|------------|-----------------|----------------|--------------|-------------------------|----------------|-------------------------|-------------|-------------|
| NC NC | | | | | | | | (B9) NC | NC |
| | | (C3) WP# | C4) ALE | (C5) VSS | CE# | (C7) WE# | (C8) RB# | | |
| | | (D3) VCC(1) | D4) RE# | (D5) CLE | (D6) NC | (D7) NC | (D8) NC | | |
| | | (E3) NC | (E4) NC | (E5) NC | E6) NC | (E7) NC | (E8) NC | | |
| | | (F3) NC | (F4) NC | (F5) NC | (F6) NC | (F7) VSS(1) | (F8) NC | | |
| | | (G3) NC | (G4) VCC(1) | (G5) NC | G6) NC | (G7) NC | (G8) NC | | |
| | | (H3) NC | (H4) 1/00 | (H5) NC | H6) NC | (H7) NC | (H8) V _{cc} | | |
| | | (J3) NC | (J4) I/O1 | (J5) NC | (J6) V _{CC} | (J7) I/O5 | (J8) 1/07 | | |
| | | V _{SS} | K4) I/O2 | (K5) I/O3 | K6) | K7) | (K8) V _{SS} | | |
| (L1) NC | (L2) NC | | | | | | | (L9) NC | (L10) NC |
| NC NC | M2) NC | | | | | | | (M9) NC | M10 NC |
| | | | | | | | | | |

Figure 1.3 63-BGA Contact, x8 Device, Single CE (Top View)

Note:

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.



2. Pin Description

Table 2.1 Pin Description

| Pin Name | Description |
|-------------|--|
| I/O0 - I/O7 | Inputs/Outputs . The I/O pins are used for command input, address input, data input, and data output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled. |
| CLE | Command Latch Enable. This input activates the latching of the I/O inputs inside the Command Register on the rising edge of Write Enable (WE#). |
| ALE | Address Latch Enable. This input activates the latching of the I/O inputs inside the Address Register on the rising edge of Write Enable (WE#). |
| CE# | Chip Enable. This input controls the selection of the device. When the device is not busy CE# low selects the memory. |
| WE# | Write Enable. This input latches Command, Address and Data. The I/O inputs are latched on the rising edge of WE#. |
| RE# | Read Enable. The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t _{REA} after the falling edge of RE# which also increments the internal column address counter by one. |
| WP# | Write Protect. The WP# pin, when low, provides hardware protection against undesired data modification (program / erase). |
| R/B# | Ready Busy. The Ready/Busy output is an Open Drain pin that signals the state of the memory. |
| VCC | Supply Voltage . The V _{CC} supplies the power for all the operations (Read, Program, Erase). An internal lock circuit prevents the insertion of Commands when V _{CC} is less than V _{LKO} . |
| VSS | Ground. |
| NC | Not Connected. |

Notes:

A 0.1 μF capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.

2. An internal voltage detector disables all functions whenever V_{CC} is below 1.8V to protect the device from any involuntary program/erase during power transitions.



3. Block Diagrams





Figure 3.1 Functional Block Diagram — 4 Gb









4. Addressing

Table 4.1 Address Cycle Map

| Bus Cycle | I/O0 | I/O1 | I/O2 | I/O3 | I/O4 | I/O5 | I/O6 | I/07 |
|-------------------------|-----------|------------|------------|------------|-----------|-----------|------------|-----------|
| 1st / Col. Add. 1 | A0 (CA0) | A1 (CA1) | A2 (CA2) | A3 (CA3) | A4 (CA4) | A5 (CA5) | A6 (CA6) | A7 (CA7) |
| 2nd / Col. Add. 2 | A8 (CA8) | A9 (CA9) | A10 (CA10) | A11 (CA11) | Low | Low | Low | Low |
| 3rd / Row Add. 1 | A12 (PA0) | A13 (PA1) | A14 (PA2) | A15 (PA3) | A16 (PA4) | A17 (PA5) | A18 (PLA0) | A19 (BA0) |
| 4th / Row Add. 2 | A20 (BA1) | A21 (BA2) | A22 (BA3) | A23 (BA4) | A24 (BA5) | A25 (BA6) | A26 (BA7) | A27 (BA8) |
| 5th / Row Add. 3 (6) | A28 (BA9) | A29 (BA10) | A30 (BA11) | Low | Low | Low | Low | Low |

Notes:

1. CAx = Column Address bit.

2. PAx = Page Address bit.

3. PLA0 = Plane Address bit zero.

4. BAx = Block Address bit.

5. Block address concatenated with page address and plane address = actual page address, also known as the row address.

6. A30 for 8 Gb (4 Gb x 2 – DDP) (1CE).

For the address bits, the following rules apply:

- A0 A11: column address in the page
- A12 A17: page address in the block
- A18: plane address (for multiplane operations) / block address (for normal operations)
- A19 A30: block address

5. Read Status Enhanced

Read Status Enhanced is used to retrieve the status value for a previous operation in the following cases:

In the case of concurrent operations on a multi-die stack.

When two dies are stacked to form a dual-die package (DDP), it is possible to run one operation on the first die, then activate a different operation on the second die, for example: Erase while Read, Read while Program, etc.

In the case of multiplane operations in the same die.

6. Extended Read Status

Multi-die stack devices support the Extended Read Status operation. When two operations are active in separate dies at the same time, this feature allows the host to check the status of a given die. For example, the first die could be executing a Page Program while the second die is performing a Page Read. Refer to Table 6.1 for a description of each command.

Table 6.1 Extended Read Status

| Command | Die | Row Address with 4 Gb Dies |
|---------|--------|----------------------------|
| F2h | First | 0 to 3FFFFh |
| F3h | Second | 40000h to 7FFFFh |





7. Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.

Note: If you want to execute Read Status command (0x70) after Read ID sequence, you should input dummy command (0x00) before Read Status command (0x70).

For the S34ML04G1 device, five read cycles sequentially output the manufacturer code (01h), and the device code and 3rd, 4th, and 5th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it.

Table 7.1 Read ID for Supported Configurations (1)

| Density | Org | V _{cc} | 1st | 2nd | 3rd | 4th | 5th |
|--|-----|-----------------|-----|-----|-----|-----|-----|
| 4 Gb | x8 | 3.3V | 01h | DCh | 90h | 95h | 54h |
| 8 Gb (4 Gb x 2 – DDP with two CE#) | x8 | 3.3V | 01h | DCh | 90h | 95h | 54h |
| 8 Gb (4 Gb x 2 – DDP with one CE#) (1) | x8 | 3.3V | 01h | D3h | D1h | 95h | 58h |

Note:

1. See See Appendix A — Errata on page 17. for information on READ ID in MCPs.




Figure 7.1 Read ID Operation Timing — 8 Gb



5th ID Data

Table 7.2 Read ID Byte 5 Description - S34ML04G1

| | Description | I/O7 | I/O6 I/O5 I/O4 | I/O3 I/O2 | I/O1 | I/O0 |
|----------------------|-------------|------|----------------|-----------|------|------|
| | 1 | | | 0 0 | | |
| Diana Number | 2 | | | 0 1 | | |
| Plane Number | 4 | | | 10 | | |
| | 8 | | | 11 | | |
| | 64 Mb | | 000 | | | |
| | 128 Mb | | 001 | | | |
| | 256 Mb | | 010 | | | |
| Plane Size | 512 Mb | | 011 | | | |
| (without spare area) | 1 Gb | | 100 | | | |
| | 2 Gb | | 101 | | | |
| | 4 Gb | | 110 | | | |
| | 8 Gb | | 111 | | | |
| Reserved | | 0 | | | 0 | 0 |

7.1 Read Parameter Page

The device supports the ONFI Read Parameter Page operation, initiated by writing ECh to the command register, followed by an address input of 00h. The command register remains in Parameter Page mode until further commands are issued to it. Table 7.3 explains the parameter fields.

Note: For 41nm 2Gb/4Gb SkyHigh NAND, for a particular condition, the Read Parameter Page command does not give the correct values. To overcome this issue, the host must issue a Reset command before the Read Parameter Page command. Issuance ofReset before the Read Parameter Page command will provide the correct values and will not output 00h values. This does not apply to 48nm 1Gb.

| Byte | O/M | Description | Values |
|-------|-----|---|--------------------|
| | | Revision Information and Features Block | |
| 0-3 | М | Parameter page signature Byte 0: 4Fh, "O" Byte 1: 4Eh, "N" Byte 2: 46h, "F" Byte 3: 49h, "I" | 4Fh, 4Eh, 46h, 49h |
| 4-5 | М | Revision number 2-15 Reserved (0) 1 1 = supports ONFI version 1.0 0 Reserved (0) | 02h, 00h |
| 6-7 | М | Features supported 5-15 Reserved (0) 4 1 = supports odd to even page Copyback 3 1 = supports interleaved operations 2 1 = supports non-sequential page programming 1 1 = supports multiple LUN operations 0 1 = supports 16-bit data bus width | 1Eh, 00h |
| 8-9 | м | Optional commands supported 6-15 Reserved (0) 5 1 = supports Read Unique ID 4 1 = supports Copyback 3 1 = supports Read Status Enhanced 2 1 = supports Get Features and Set Features 1 1 = supports Read Cache commands 0 1 = supports Page Cache Program command | 1Bh, 00h |
| 10-31 | | Reserved (0) | 00h |

Table 7.3 Parameter Page Description (Sheet 1 of 3)



Table 7.3 Parameter Page Description (Sheet 2 of 3)

| M M O M M M M M M M M M | Manufacturer Information Block Device manufacturer (12 ASCII characters) Device model (20 ASCII characters) JEDEC manufacturer ID Date code Reserved (0) Memory Organization Block Number of data bytes per page Number of data bytes per page Number of spare bytes per partial page Number of pages per block Number of pages per logical unit (LUN) Number of logical units (LUNs) Number of address cycles | 53h, 50h, 41h, 4Eh, 53h, 49h, 4Fh, 4Eh, 20h, 20h, 20h, 20h 53h, 33h, 34h, 4Dh, 4Ch, 30h, 38h, 47h, 31h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h 01h 00h 00h 00h 00h 00h 00h 00h 00h, 08h, 00h, 00h 40h, 00h 00h, 02h, 00h, 00h 00h, 00h, 00h, 00h |
|--|--|--|
| M O M M M M M M M M M | Device model (20 ASCII characters) JEDEC manufacturer ID Date code Reserved (0) Memory Organization Block Number of data bytes per page Number of spare bytes per page Number of spare bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 4Fh, 4Eh, 20h, 20h, 20h, 20h 53h, 33h, 34h, 4Dh, 4Ch, 30h, 38h, 47h, 31h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 01h 00h 00h 00h 00h 00h 00h, 08h, 00h, 00h 40h, 00h 00h, 02h, 00h, 00h 10h, 00h 00h, 00h, 00h, 00h |
| M O M M M M M M M M M | JEDEC manufacturer ID Date code Reserved (0) Memory Organization Block Number of data bytes per page Number of spare bytes per page Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 38h, 47h, 31h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20 |
| O M M M M M M M M | Date code Reserved (0) Memory Organization Block Number of data bytes per page Number of spare bytes per page Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 00h 00h 00h, 08h, 00h, 00h 40h, 00h 00h, 02h, 00h, 00h 10h, 00h 40h, 00h, 00h, 00h 00h, 00h, 00h, 00h |
| M M M M M M M | Reserved (0) Memory Organization Block Number of data bytes per page Number of spare bytes per page Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 00h 00h, 08h, 00h, 00h 40h, 00h 00h, 02h, 00h, 00h 10h, 00h 40h, 00h, 00h, 00h 00h, 00h, 00h, 00h |
| M M M M M M | Memory Organization Block Number of data bytes per page Number of spare bytes per page Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 00h, 08h, 00h, 00h 40h, 00h 00h, 02h, 00h, 00h 10h, 00h 40h, 00h, 00h, 00h 00h, 00h, 00h, 00h |
| M M M M M M | Number of data bytes per page Number of spare bytes per page Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 40h, 00h 00h, 02h, 00h, 00h 10h, 00h 40h, 00h, 00h, 00h 00h, 10h, 00h, 00h |
| M M M M M M | Number of spare bytes per page Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 40h, 00h 00h, 02h, 00h, 00h 10h, 00h 40h, 00h, 00h, 00h 00h, 10h, 00h, 00h |
| M M M M M | Number of data bytes per partial page Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 00h, 02h, 00h, 00h 10h, 00h 40h, 00h, 00h, 00h 00h, 10h, 00h, 00h |
| M M M M | Number of spare bytes per partial page Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 10h, 00h 40h, 00h, 00h, 00h 00h, 10h, 00h, 00h |
| M M M | Number of pages per block Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 40h, 00h, 00h, 00h 00h, 10h, 00h, 00h |
| M M | Number of blocks per logical unit (LUN) Number of logical units (LUNs) | 00h, 10h, 00h, 00h |
| M | Number of logical units (LUNs) | |
| М | | 02h |
| | Number of address cycles | 1 |
| М | 4-7 Column address cycles0-3 Row address cycles | 23h |
| | Number of bits per cell | 01h |
| М | Bad blocks maximum per LUN | 50h, 00h |
| М | Block endurance | 01h, 05h |
| М | Guaranteed valid blocks at beginning of target | 01h |
| М | Block endurance for guaranteed valid blocks | 01h, 03h |
| М | Number of programs per page | 04h |
| М | Partial programming attributes 5-7 Reserved 4 1 = partial page layout is partial page data followed by partial page spare 1-3 Reserved 0 1 = partial page programming has constraints | 00h |
| М | Number of bits ECC correctability | 01h |
| м | Number of interleaved address bits 4-7 Reserved (0) 0-3 Number of interleaved address bits | 01h |
| 0 | Interleaved operation attributes 4-7 Reserved (0) 3 Address restrictions for program cache 2 1 = program cache supported 1 1 = no block address restrictions 0 Overlapped / concurrent interleaving support | 04h |
| | Reserved (0) | 00h |
| | Electrical Parameters Block | |
| М | I/O pin capacitance | 0Ah |
| М | Timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 2 | 1Fh, 00h |
| | м О М | 0 1 = partial page programming has constraints M Number of bits ECC correctability Number of interleaved address bits M 4-7 Reserved (0) 0-3 Number of interleaved address bits Interleaved operation attributes 4-7 Reserved (0) 3 Address restrictions for program cache 2 1 = program cache supported 1 1 = no block address restrictions 0 Overlapped / concurrent interleaving support Reserved (0) Electrical Parameters Block M I/O pin capacitance Timing mode support 6-15 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 4 |



Table 7.3 Parameter Page Description (Sheet 3 of 3)

| Byte | O/M | Description | Values | | | |
|---------|---------------------------|--|-----------------------------|--|--|--|
| 131-132 | 0 | Program cache timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0 | 1Fh, 00h | | | |
| 133-134 | М | t _{PROG} Maximum page program time (μs) | BCh, 02h | | | |
| 135-136 | М | t _{BERS} Maximum block erase time (μs) | 10h, 27h | | | |
| 137-138 | М | t _R Maximum page read time (μs) | 19h, 00h | | | |
| 139-140 | М | t _{CCS} Minimum Change Column setup time (ns) | 64h, 00h | | | |
| 141-163 | | Reserved (0) | 00h | | | |
| | | Vendor Block | | | | |
| 164-165 | М | Vendor specific Revision number | 00h | | | |
| 166-253 | | Vendor specific | 00h | | | |
| 254-255 | М | Integrity CRC | 7Bh, 09h | | | |
| | Redundant Parameter Pages | | | | | |
| 256-511 | М | Value of bytes 0-255 | Repeat Value of bytes 0-255 | | | |
| 512-767 | М | Value of bytes 0-255 | Repeat Value of bytes 0-255 | | | |
| 768+ | 0 | Additional redundant parameter pages | FFh | | | |

Note:

1. O" Stands for Optional, "M" for Mandatory.

8. Electrical Characteristics

8.1 Valid Blocks

Table 8.1 Valid Blocks — 4 Gb

| Device | Symbol | Min | Тур | Мах | Unit |
|-----------|-----------------|----------|-----|------|--------|
| S34ML04G1 | N _{VB} | 4016 | — | 4096 | Blocks |
| S34ML08G1 | N _{VB} | 8032 (1) | | 8192 | Blocks |

Note:

1. Each 4 Gb has maximum 80 bad blocks.

8.2 Recommended Operating Conditions

Table 8.2 Recommended Operating Conditions

| Parameter | Symbol | Min | Тур | Мах | Units |
|-----------------------|--------|-----|-----|-----|-------|
| Vcc Supply Voltage | Vcc | 2.7 | 3.3 | 3.6 | V |
| Ground Supply Voltage | Vss | 0 | 0 | 0 | V |



8.3 DC Characteristics

Table 8.3 DC Characteristics and Operating Conditions

(Values listed are for each 4 Gb NAND, 8 Gb (4 Gb x 2) will be additive accordingly)

| Parameter | | Symbol | Test Conditions | Min | Тур | Max | Units |
|---------------------------|-----------------|-----------------------|--|-----------------------|-----|-----------------------|-------|
| Power-On Current | | I _{CC0} | Power up Current | — | 15 | 30 | mA |
| | Sequential Read | I _{CC1} | $t_{RC} = t_{RC} (min), CE\# = V_{IL}, I_{OUT} = 0 mA$ | _ | 15 | 30 | mA |
| Operating Current | Program | | Normal | — | _ | 30 | mA |
| | Fiogram | I _{CC2} | Cache | — | _ | 40 | mA |
| | Erase | I _{CC3} | — | — | 15 | 30 | mA |
| Standby current, (TTL) | | I _{CC4} | CE# = V _{IH} , WP# = 0V/Vcc | _ | _ | 1 | mA |
| Standby current, (CMOS) | | I _{CC5} | CE# = V _{CC} -0.2, WP# = 0/V _{CC} | _ | 10 | 50 | μA |
| Input Leakage Current | | I _{LI} | V _{IN} = 0 to 3.6V | _ | _ | ±10 | μA |
| Output Leakage Current | | I _{LO} | V _{OUT} = 0 to 3.6V | _ | _ | ±10 | μA |
| Input High Voltage | | V _{IH} | - | V _{CC} x 0.8 | _ | V _{CC} + 0.3 | V |
| Input Low Voltage | | V _{IL} | — | -0.3 | _ | V _{CC} x 0.2 | V |
| Output High Voltage | | V _{OH} | I _{OH} = -400 μA | 2.4 | _ | — | V |
| Output Low Voltage | | V _{OL} | I _{OL} = 2.1 mA | — | _ | 0.4 | V |
| Output Low Current (R/B#) | | I _{OL(R/B#)} | V _{OL} = 0.4V | 8 | 10 | — | mA |
| Erase and Program Locko | ut Voltage | V _{LKO} | — | _ | 1.8 | — | V |

Notes:

1. All V_{CC} pins, and V_{SS} pins respectively, are shorted together.

2. Values listed in this table refer to the complete voltage range for V_{CC} and to a single device in case of device stacking.

3. All current measurements are performed with a 0.1 µF capacitor connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin.

4. Standby current measurement can be performed after the device has completed the initialization process at power-up.

8.4 **Pin Capacitance**

Table 8.4 Pin Capacitance (TA = 25°C, f=1.0 MHz)

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|----------------|-----------------|----------------------|-----|-----|------|
| Input | C _{IN} | V _{IN} = 0V | — | 10 | pF |
| Input / Output | C _{IO} | V _{IL} = 0V | _ | 10 | pF |

Note:

1. For the stacked devices version the Input is 10 pF x [number of stacked chips] and the Input/Output is 10 pF x [number of stacked chips].

8.5 Power Consumptions and Pin Capacitance for Allowed Stacking Configurations

When multiple dies are stacked in the same package, the power consumption of the stack will increase according to the number of chips. As an example, the standby current is the sum of the standby currents of all the chips, while the active power consumption depends on the number of chips concurrently executing different operations.

When multiple dies are stacked in the same package the pin/ball capacitance for the single input and the single input/output of the combo package must be calculated based on the number of chips sharing that input or that pin/ball.




9. Physical Interface

9.1 Physical Diagram

9.1.1 48-Pin Thin Small Outline Package (TSOP1)

Figure 9.1 48-pin TSOP (18.4 × 12.0 × 1.2 mm) Package Outline, 51-85183



| SYMBOL | | IMENSI | ONS | |
|----------|-------------|---------|------|--|
| STIVIBOL | MIN. | NOM. | MAX. | |
| A | — | _ | 1.20 | |
| A1 | 0.05 | — | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| b1 | 0.17 | 0.20 | 0.23 | |
| b | 0.17 | 0.22 | 0.27 | |
| c1 | 0.10 | _ | 0.16 | |
| с | 0.10 | Ι | 0.21 | |
| D | 20.00 BASIC | | | |
| D1 | 18.40 BASIC | | | |
| E | 12 | .00 BAS | IC | |
| е | 0. | 50 BAS | IC | |
| L | 0.50 | 0.60 | 0.70 | |
| θ | 0° | _ | 8 | |
| R | 0.08 | _ | 0.20 | |
| N | | 48 | | |

NOTES:

DIMENSIONS ARE IN MILLIMETERS (mm).

- PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- 3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- TO BE DETERMINED AT THE SEATING PLANE C-. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



9.1.2 63-Pin Ball Grid Array (BGA)




Figure 9.2 63-ball VFBGA (11.00 × 9.00 × 1.00 mm) Package Outline, 002-19064

| SYMBOL | | DIMENSIONS | | | | | |
|--------|----------|----------------|------|--|--|--|--|
| STMBUL | MIN. | NOM. | MAX. | | | | |
| A | - | - | 1.00 | | | | |
| A1 | 0.25 | 0.25 | | | | | |
| D | | 11.00 BSC | | | | | |
| E | | 9.00 BSC | | | | | |
| D1 | 8.80 BSC | | | | | | |
| E1 | 7.20 BSC | | | | | | |
| MD | 12 | | | | | | |
| ME | 10 | | | | | | |
| n | | 63 | | | | | |
| ØЬ | 0.40 | 0.40 0.45 0.50 | | | | | |
| eE | 0.80 BSC | | | | | | |
| eD | 0.80 BSC | | | | | | |
| SD | 0.40 BSC | | | | | | |
| SE | | 0.40 BSC | | | | | |

NOTES:


- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
 - 2. ALL DIMENSIONS ARE IN MILLIMETERS.
 - 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
 - 4. @ REPRESENTS THE SOLDER BALL GRID PITCH.
 - 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. In IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
 - binension "b" is measured at the maximum ball diameter in a plane
 - PARALLEL TO DATUM C.
 - ☆ "SO" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.
 - when there is an even number of solder balls in the outer row, "sd" = eD/2 and "se" = eE/2. "+" indicates the theoretical center of depopulated balls.
 - A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK,
 - A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
 - 10. JEDEC REFERENCE SPEC: MO-207(M)

002-19064 **



10. Ordering Information

The ordering part number is formed by a valid combination of the following:



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

| | Valid Combinations | | | | | | | | | | | | | | | | | | | |
|------------------|--------------------|------------|--------------|-----------------|----------------------|--------------------------------|-----------------|------------------------|---|---|---|---|----|----|----|------------|--------|--------|-----|------|
| Device Family | Density | Technology | Bus Width | Package Type | Temperature Range | Additional Ordering Options | Packing Type | Package Description | | | | | | | | | | | | |
| S34ML | 08G | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 01 | 01 | TF | A, B, I, V | 00, 20 | 00, 20 | 0.2 | TSOP |
| 334IVIL | 080 | I | 01 | BH | A, D, I, V | 00 | 0, 3 | BGA (1) | | | | | | | | | | | | |

Note:

1. BGA package marking omits the leading "S34" and the Packing Type designator from the ordering part number.



11. Appendix A — Errata

For SkyHigh NAND MCPs (Multi-Chip Package) like the 8 Gb (2 x 4 Gb), due to the internal bonding, READ ID automatically changes to the hard-wired values and currently there is no way to change it electrically. Therefore, the SkyHigh NAND 8 Gb with one

CE# will not follow the same methodology of READ ID as SDPs (Single Die Package). The READ ID values for the 8-Gb SkyHigh NAND with one CE# will be as follows:

1st Byte: 01h

2nd Byte: D3h

3rd Byte: D1h

4th Byte: 95h

5th Byte: 58h

| | 1st Byte | 2nd Byte | 3rd Byte | 4th Byte | 5th Byte |
|---|----------|----------|----------|----------|----------|
| 8 Gb with one CE# (Currently with error) | 01h | D3h | D1h | 95h | 58h |
| 8 Gb with one CE# (SkyHigh methodology) | 01h | DCh | 91h | 95h | 54h |

Currently, SkyHigh does not plan to fix the problem. If there are any issues related to this, please contact SkyHigh NAND Product Marketing for further questions.



12. Document History

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
|------|---------|--------------------|--------------------|--|
| ** | - | XILA | 08/23/2012 | Initial release |
| *A | - | XILA | 10/01/2012 | Addressing: Address Cycle Map table: corrected data |
| | | | | Read ID: |
| | | | | Read ID for Supported Configurations table: added row – 8 Gb (4 Gb x 2 DDP with two CE#) |
| | | | | Read Parameter Page: |
| | | | | Parameter Page Description table |
| | | | | corrected Electrical Parameters Block values for bytes 129-130 and byte 131-132 |
| | | | | corrected Vendor Block values for bytes 254-255 |
| | | | | Appendix A: |
| | | | | Added text |
| *В | - | XILA | 11/29/2012 | Ordering Information: Added Model Number |
| *C | _ | XILA | 12/19/2012 | Read Parameter Page: |
| | | | | Parameter Page Description table |
| | | | | corrected Description for Bytes 129-130 and bytes 131-132 |
| | | | | DC Characteristics: |
| | | | | DC Characteristics and Operating Conditions table |
| | | | | corrected Test Conditions for ICC1 Output High Voltage: removed IOH = 100 μ A row Output Low Voltage: removed IOL = 100 μ A row Output Low Current (R/B#): removed VOL = 0.1V row |
| | | | | Ordering Information: |
| | | | | Valid Combinations table: removed Bus Width 05 |
| *D | | XILA | 08/09/2013 | Distinctive Characteristics: |
| D | | | 00/00/2010 | Security - Removed Serial number (unique ID) |
| | | | | Operating Temperature - removed Commercial and Extended temperature Performance: |
| | | | | Updated Reliability |
| | | | | Connection Diagram: Added figure - 48-Pin TSOP1 Contact x8 Device (1 CE 8 Gb) |
| | | | | Addressing: |
| | | | | Address Cycle Map table - appended Note |
| | | | | Added text to Bus Cycle column Extended Read Status: Extended Read Status table - removed Commands F4h and F5h |
| | | | | Read Parameter Page: Parameter Page Description table - corrected Byte 44-63, 100, and 254-2 |
| | | | | Values Valid Blocks: |
| | | | | Valid Blocks table - clarified Device values |



| *D (cont.) | ECN No. | Orig. of Change | Submission Date | Description of Change |
|------------|---------|--------------------|--------------------|--|
| | - | XILA | 08/09/2013 | DC Characteristics: DC Characteristics and Operating Conditions table - added row, 'V _{CC} Supply Voltage' Physical Interface: Updated figures TS2 48 — 48-lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline |
| | | | | VLD063 — 63-Pin BGA, 11 mm x 9 mm Package |
| | | | | Ordering Information: Updated Materials Set: H = Low Halogen to H = Lead (Pb)-free and Low Halogen |
| | | | | Valid Combinations table: removed 04G; Added Note |
| *E | _ | XILA | 04/01/2014 | Ordering Information: |
| | | | | Updated Temperature Range to include A (-40°C to 85°C GT Grade), B (-40°C to 105°C GT Grade), and V (-40°C to 105°C) |
| | | | | Valid Combinations table - added A, B, V to Temperature Range |
| *F | _ | XILA | 01/14/2015 | Global: Changed data sheet designation from <i>Advance Information</i> to <i>Full Production</i> |
| *G | 4953915 | XILA | 10/14/2015 | Updated to Cypress template. |
| *H | 5022236 | XILA | 11/20/2015 | Updated General Description: Updated description. Completing Sunset Review. |
| *1 | 5160512 | XILA | 04/25/2016 | Updated Read ID: Updated Read Parameter Page: Updated description. Updated Electrical Characteristics: Added Recommended Operating Conditions. Updated DC Characteristics: Updated Table 8.3 (Replaced "VCC supply Voltage (erase and program lockout)" with "Erase and Program Lockout voltage"). Updated Ordering Information: Updated details. Updated to new template. |
| *J | 5770454 | AESATMP8 | 06/13/2017 | Updated logo and Copyright. |
| *K | 6455270 | MNAD | 01/23/2019 | Updated Physical Interface: Updated Physical Diagram: Updated 48-Pin Thin Small Outline Package (TSOP1): Removed existing spec (f16-038). Added spec 51-85183 *F. Updated 63-Pin Ball Grid Array (BGA): Removed existing spec (16-038.28). Added spec 002-19064 **. Updated to new template. |
| *L | | MNAD | 05/06/2019 | Completing Sunset Review. Updated to SkyHigh format |