


Table 1. Electrical Specifications @ +25°C, V<sub>DD</sub> = 3.3 V or 5.0 V

| Parameter              | Test Conditions  | Frequency  | Min   | Typical  | Max   | Units                |
|------------------------|--|--|-------|----------|---|----------------------|
| Frequency Range        |  |  | 9 kHz |          | 6 GHz   |                      |
| Attenuation Range      | 0.25 dB Step   |  |       | 0 – 7.75 |   | dB                   |
| Insertion Loss         |  | 9 kHz ≤ 6 GHz  |       | 2.3      | 2.8   | dB                   |
| Attenuation Error      | 0 dB - 7.75 dB Attenuation settings<br>0dB to 3.5 dB Attenuation Settings<br>3.75 dB to 7.75 dB Attenuation Settings<br>0dB to 7.75dB Attenuation Settings | 9 kHz < 4 GHz<br>4 GHz ≤ 6 GHz<br>4 GHz ≤ 6 GHz<br>4 GHz ≤ 6 GHz |       |          | ±(0.15+4%)<br>+0.2+4%<br>+0.3+4%<br>-0.2 - 4% | dB<br>dB<br>dB<br>dB |
| Return Loss            |  | 9 kHz - 6 GHz  |       | 18       |   | dB                   |
| Relative Phase         | All States   | 9 kHz - 6 GHz  |       | 9        |   | deg                  |
| P1dB (note 1)          | Input  | 20 MHz - 6 GHz   | 30    | 32       |   | dBm                  |
| IIP3                   | Two tones at +18 dBm, 20 MHz spacing   | 20 MHz - 6 GHz   |       | 58       |   | dBm                  |
| Typical Spurious Value |  | 1 MHz  |       | -110     |   | dBm                  |
| Video Feed Through     |  |  |       | 10       |   | mVpp                 |
| Switching Time         | 50% CTRL to 10% / 90% RF   |  |       | 650      |   | ns                   |
| RF Trise/Tfall         | 10% / 90% RF   |  |       | 400      |   | ns                   |
| Settling Time          | RF settled to within 0.05 dB of final value RBW = 5 MHz, Averaging ON.   |  | 0,    | 4        |   | μs                   |

Note: 1. Please note Maximum Operating Pin ( $50\Omega$ ) of +23dBm as shown in Table 3.

#### **Performance Plots**

Figure 3. 0.25 dB Step Error vs. Frequency\*



\*Monotonicity is held so long as Step-Error does not cross below -0.25

Figure 4. 0.25dB Attenuation vs. Attenuation State




Figure 5. 0.25 dB Major State Bit Error





Figure 6. 0.25 dB Attenuation Error vs. Frequency



Page 2 of 13



Figure 7. Insertion Loss vs. Temperature




Figure 8. Input Return Loss vs. Attenuation: T = +25C




Figure 9. Output Return Loss vs. Attenuation: T = +25C




Figure 10. Input Return Loss vs. Temperature: 7.75 dB State




Figure 11. Output Return Loss vs. Temperature: 7.75 dB State





Figure 12. Relative Phase vs. Frequency



Document No. 70-0251-05 | www.psemi.com

Figure 13. Relative Phase vs. Temperature: 7.75 dB State




Figure 14. Attenuation Error vs. Attenuation Setting: 900 MHz




Figure 15. Attenuation Error vs. Attenuation Setting: 1800 MHz




Figure 16. Attenuation Error vs. Attenuation Setting: 3000 MHz





Figure 17. Input IP3 vs. Frequency



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0251-05

UltraCMOS™ RFIC Solutions



Figure 18. Pin Configuration (Top View)




Table 2. Pin Descriptions

| Pin No.                          | Pin Name        | Description                         |
|----------------------------------|-----------------|-------------------------------------|
| 1                                | N/C             | No Connect                          |
| 2                                | V <sub>DD</sub> | Power supply pin                    |
| 3                                | P/S             | Serial/Parallel mode select         |
| 4                                | A0              | Address bit A0 connection           |
| 5, 6, 8-17,<br>19, 20, 26,<br>27 | GND             | Ground                              |
| 7                                | RF1             | RF1 port                            |
| 18                               | RF2             | RF2 port                            |
| 21                               | A2              | Address bit A2 connection           |
| 22                               | A1              | Address bit A1 connection           |
| 23                               | LE              | Serial interface Latch Enable input |
| 24                               | CLK             | Serial interface Clock input        |
| 25                               | SI              | Serial interface Data input         |
| 28                               | C4 (D4)         | Parallel control bit, 4 dB          |
| 29                               | C2 (D3)         | Parallel control bit, 2 dB          |
| 30                               | C1 (D2)         | Parallel control bit, 1 dB          |
| 31                               | C0.5 (D1)       | Parallel control bit, 0.5 dB        |
| 32                               | C0.25 (D0)      | Parallel control bit, 0.25 dB       |
| Paddle                           | GND             | Ground for proper operation         |

Note: Ground C0.25, C0.5, C1 C2, C4, if not in use.

# **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

#### **Moisture Sensitivity Level**

The Moisture Sensitivity Level rating for the PE43501 in the 32-lead 5x5 QFN package is MSL1.

# Switching Frequency

The PE43501 has a maximum 25 kHz switching rate. Switching rate is defined to be the speed at which the DSA can be toggled across attenuation states.

# **Exposed Solder Pad Connection**

The exposed solder pad on the bottom of the package must be grounded for proper device operation.



**Table 3. Operating Ranges** 

| Parameter  | Min | Тур | Max                | Units      |
|--|-----|-----|--------------------|------------|
| V <sub>DD</sub> Power Supply Voltage                                   | 3.0 | 3.3 |                    | V          |
| V <sub>DD</sub> Power Supply Voltage                                   |     | 5.0 | 5.5                | V          |
| I <sub>DD</sub> Power Supply Current                                   |     | 70  | 350                | μΑ         |
| Digital Input High   | 2.6 |     | 5.5                | V          |
| P <sub>IN</sub> Input power (50Ω):<br>9 kHz ≤ 20 MHz<br>20 MHz ≤ 6 GHz |     |     | See fig. 19<br>+23 | dBm<br>dBm |
| T <sub>OP</sub> Operating temperature range                            | -40 | 25  | 85                 | °C         |
| Digital Input Low  | 0   |     | 1                  | V          |
| Digital Input Leakage <sup>1</sup>                                     |     |     | 15                 | μΑ         |

Note 1. Input leakage current per Control pin

**Table 4. Absolute Maximum Ratings** 

| Symbol          | Parameter/Conditions  | Min  | Max                | Units      |
|-----------------|---|------|--------------------|------------|
| $V_{DD}$        | Power supply voltage  | -0.3 | 6.0                | V          |
| Vı              | Voltage on any Digital input                                  | -0.3 | 5.8                | V          |
| P <sub>IN</sub> | Input power (50Ω)<br>9 kHz ≤ 20 MHz<br>20 MHz ≤ 6 GHz         |      | See fig. 19<br>+23 | dBm<br>dBm |
| T <sub>ST</sub> | Storage temperature range                                     | -65  | 150                | °C         |
| $V_{ESD}$       | ESD voltage (HBM) <sup>1</sup><br>ESD voltage (Machine Model) |      | 500<br>100         | V<br>V     |

Note: 1. Human Body Model (HBM, MIL\_STD 883 Method 3015.7)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Figure 19. Maximum Power Handling Capability:  $Z_0 = 50 \Omega$ 






Table 5. Control Voltage

| State | Bias Condition                |  |  |  |  |
|-------|-------------------------------|--|--|--|--|
| Low   | 0 to +1.0 Vdc at 2 μA (typ)   |  |  |  |  |
| High  | +2.6 to +5 Vdc at 10 μA (typ) |  |  |  |  |

**Table 6. Latch and Clock Specifications** 

| Latch Enable | Shift Clock | Function  |
|--------------|-------------|---|
| X            | 1           | Shift Register Clocked                                    |
| 1            | Х           | Contents of shift register transferred to attenuator core |

**Table 7. Parallel Truth Table** 

|    | Paralle | I Contro | Attenuation Setting |    |                |
|----|---------|----------|---------------------|----|----------------|
| D4 | D3      | D2       | D1                  | D0 | RF1-RF2        |
| L  | L       | L        | L                   | L  | Reference I.L. |
| L  | L       | L        | L                   | Н  | 0.25 dB        |
| L  | L       | L        | Н                   | L  | 0.5 dB         |
| L  | L       | Н        | L                   | L  | 1 dB           |
| L  | Н       | L        | L                   | L  | 2 dB           |
| Н  | L       | L        | L                   | L  | 4 dB           |
| Н  | Н       | Н        | Н                   | Н  | 7.75 dB        |


**Table 8. Address Word Truth Table** 

|             | Address Word |    |    |    |    |            |    |                    |  |
|-------------|--------------|----|----|----|----|------------|----|--------------------|--|
| A7<br>(MSB) | A6           | A5 | A4 | А3 | A2 | <b>A</b> 1 | Α0 | Address<br>Setting |  |
| Х           | Χ            | Χ  | Χ  | Χ  | L  | L          | L  | 000                |  |
| Х           | Χ            | Χ  | Х  | Х  | L  | L          | Н  | 001                |  |
| Х           | Χ            | Χ  | Х  | Х  | L  | Н          | L  | 010                |  |
| Х           | Χ            | Х  | Х  | Х  | L  | Н          | Н  | 011                |  |
| Х           | Χ            | Х  | Х  | Х  | Н  | L          | L  | 100                |  |
| Х           | Χ            | Х  | Х  | Х  | Н  | L          | Н  | 101                |  |
| Х           | Х            | Χ  | Χ  | Χ  | Н  | Н          | L  | 110                |  |
| Х           | Χ            | Χ  | Χ  | Χ  | Н  | Н          | Н  | 111                |  |

Table 9. Serial Attenuation Word Truth Table

|          |    |    | Attenuation |    |    |    |             |                    |
|----------|----|----|-------------|----|----|----|-------------|--------------------|
| D7       | D6 | D5 | D4          | D3 | D2 | D1 | D0<br>(LSB) | Setting<br>RF1-RF2 |
| L        | 4  | L  | L           | L  | L  | L  | L           | Reference I.L.     |
| 4        | L  | L  | L           | L  | L  | L  | Н           | 0.25 dB            |
| L        | L  | L  | L           | L  | L  | Н  | L           | 0.5 dB             |
| 1        | ۱  | L  | L           | L  | Н  | L  | L           | 1 dB               |
| <b>\</b> | L  | L  | L           | Н  | L  | L  | L           | 2 dB               |
| L        | L  | L  | Н           | L  | L  | L  | L           | 4 dB               |
| L        | L  | L  | Н           | Н  | Н  | Н  | Н           | 7.75 dB            |

Table 10. Serial-Addressable Register Map



Address Word Attenuation Word

Attenuation Word is derived directly from the attenuation value. For example, to program the 3.75 dB state at address 3:

Address Word: XXXXX011

Attenuation Word: Multiply by 4 and convert to binary  $\rightarrow$  4 \* 3.75 dB  $\rightarrow$  15  $\rightarrow$  00001111

Serial Input: XXXXX01100001111

Document No. 70-0251-05 | www.psemi.com



# **Programming Options**

#### Parallel/Serial Selection

Either a parallel or serial-addressable interface can be used to control the PE43501. The  $\overline{P}/S$  bit provides this selection, with  $\overline{P}/S=LOW$  selecting the parallel interface and P/S=HIGH selecting the serialaddressable interface.

#### **Parallel Mode Interface**

The parallel interface consists of five CMOScompatible control lines that select the desired attenuation state, as shown in Table 7.

The parallel interface timing requirements are defined by Fig. 21 (Parallel Interface Timing Diagram), Table 12 (Parallel Interface AC Characteristics), and switching speed (Table 1).

For *latched*-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Fig. 21) to latch new attenuation state into device.

For *direct* parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire, switches, or jumpers).

#### Serial-Addressable Interface

The serial-addressable interface is a 16-bit serial-in. parallel-out shift register buffered by a transparent latch. The 16-bits make up two words comprised of 8-bits each. The first word is the Attenuation Word. which controls the state of the DSA. The second word is the Address Word, which is compared to the static (or programmed) logical states of the A0, A1 and A2 digital inputs. If there is an address match, the DSA changes state; otherwise its current state will remain unchanged. Fig. 20 illustrates an example timing diagram for programming a state. It is required that all parallel control inputs be arounded when the DSA is used in serialaddressable mode.

The serial-addressable interface is controlled using three CMOS-compatible signals: Serial-In (SI), Clock (CLK), and Latch Enable (LE). The SI and CLK inputs allow data to be serially entered into the shift register. Serial data is clocked in LSB first, beginning with the Attenuation Word.

The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Address word and attenuation word truth tables are listed in Table 8 & Table 9, respectively. A programming example of the serial-addressable register is illustrated in *Table 10*. The serial-addressable timing diagram is illustrated in *Fig. 20.* 

# **Power-up Control Settings**

The PE43501 will always initialize to the maximum attenuation setting (7.75 dB) on power-up for both the serial-addressable and latched-parallel modes of operation and will remain in this setting until the user latches in the next programming word. In directparallel mode, the DSA can be preset to any state within the 7.75 dB range by pre-setting the parallel control pins prior to power-up. In this mode, there is a 400-us delay between the time the DSA is powered-up to the time the desired state is set. During this power-up delay, the device attenuates to the maximum attenuation setting (7.75 dB) before defaulting to the user defined state. If the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state).

Dynamic operation between serial-addressable and parallel programming modes is possible.

If the DSA powers up in serial-addressable mode (P/ S = HIGH), all the parallel control inputs DI[4:0] must be set to logic low. Prior to toggling to parallel mode, the DSA *must* be programmed serially to ensure D[7] is set to logic low.

If the DSA powers up in either latched or directparallel mode, all parallel pins DI[4:0] must be set to logic low prior to toggling to serial-addressable mode  $(\overline{P}/S = HIGH)$ , and *held* low until the DSA has been programmed serially to ensure bit D[7] is set to logic low.

The sequencing is only required once on powerup. Once completed, the DSA may be toggled between serial-addressable and parallel programming modes at will.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.



Figure 20. Serial-Addressable Timing Diagram




Figure 21. Latched-Parallel/Direct-Parallel Timing Diagram




Table 11. Serial-Addressable Interface
AC Characteristics

 $V_{DD}$  = 3.3 or 5.0 V, -40° C <  $T_A$  < 85° C, unless otherwise specified

| Symbol            | Parameter  | Min | Max | Unit |
|-------------------|--|-----|-----|------|
| F <sub>CLK</sub>  | Serial clock frequency   | -   | 10  | MHz  |
| T <sub>CLKH</sub> | Serial clock HIGH time   | 30  | -   | ns   |
| T <sub>CLKL</sub> | Serial clock LOW time  | 30  | -   | ns   |
| T <sub>LESU</sub> | Last serial clock rising edge<br>setup time to Latch Enable<br>rising edge | 10  | -   | ns   |
| $T_{LEPW}$        | Latch Enable min. pulse width  | 30  | -   | ns   |
| T <sub>SISU</sub> | Serial data setup time   | 10  | -   | ns   |
| T <sub>SIH</sub>  | Serial data hold time  | 10  | -   | ns   |
| T <sub>DISU</sub> | Parallel data setup time   | 100 | -   | ns   |
| T <sub>DIH</sub>  | Parallel data hold time  | 100 | -   | ns   |
| T <sub>ASU</sub>  | Address setup time   | 100 | -   | ns   |
| T <sub>AH</sub>   | Address hold time  | 100 | -   | ns   |
| T <sub>PSSU</sub> | Parallel/Serial setup time   | 100 | -   | ns   |
| T <sub>PSH</sub>  | Parallel/Serial hold time  | 100 | -   | ns   |
| $T_{PD}$          | Digital register delay (internal)  | -   | 10  | ns   |

Table 12. Parallel and Direct Interface AC Characteristics

 $V_{DD}$  = 3.3 or 5.0 V, -40° C <  $T_A$  < 85° C, unless otherwise specified

| Symbol            | Parameter   | Min | Max | Unit |
|-------------------|---|-----|-----|------|
| $T_{LEPW}$        | Latch Enable minimum pulse width                    | 30  | -   | ns   |
| T <sub>DISU</sub> | Parallel data setup time                            | 100 | -   | ns   |
| T <sub>DIH</sub>  | Parallel data hold time                             | 100 | -   | ns   |
| T <sub>PSSU</sub> | Parallel/Serial setup time                          | 100 | -   | ns   |
| T <sub>PSIH</sub> | Parallel/Serial hold time                           | 100 | -   | ns   |
| T <sub>PD</sub>   | Digital register delay (internal)                   | -   | 10  | ns   |
| $T_{DIPD}$        | Digital register delay (internal, direct mode only) | -   | 5   | ns   |

Document No. 70-0251-05 | www.psemi.com



#### **Evaluation Kit**

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the PE43501 Digital Step Attenuator.

Direct-Parallel Programming Procedure
For automated direct-parallel programming, connect the test harness provided with the EVK from the parallel port of the PC to the J1 & Serial header pin and set the D0-D4 SP3T switches to the 'MIDDLE' toggle position. Position the Parallel/Serial (P/S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Direct-Parallel mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.


For manual direct-parallel programming, disconnect the test harness provided with the EVK from the J1 and Serial header pins. Position the Parallel/Serial ( $\overline{P}/S$ ) select switch to the Parallel (or left) position. The LE pin on the Serial header must be tied to logic high. Switches D0-D4 are SP3T switches which enable the user to manually program the parallel bits. When any input D0-D4 is toggled 'UP', logic high is presented to the parallel input. When toggled 'DOWN', logic low is presented to the parallel input. Setting D0-D4 to the 'MIDDLE' toggle position presents an OPEN, which forces an on-chip logic low. Table 7 depicts the parallel programming truth table and Fig. 21 illustrates the parallel programming timing diagram.

Latched-Parallel Programming Procedure
For automated latched-parallel programming, the procedure is identical to the direct-parallel method. The user only must ensure that Latched-Parallel is selected in the software.

For manual latched-parallel programming, the procedure is identical to direct-parallel except now

# Figure 22. Evaluation Board Layout

Peregrine Specification 101-0312



Note: Reference Fig. 23 for Evaluation Board Schematic


the LE pin on the Serial header must be logic low as the parallel bits are applied. The user must then pulse LE from 0V to  $V_{DD}$  and back to 0V to latch the programming word into the DSA. LE must be logic low prior to programming the next word.

Serial-Addressable Programming Procedure Position the Parallel/Serial (P/S) select switch to the Serial (or right) position. Prior to programming, the user must define an address setting using the ADD header pin. Jump the middle pins on the ADD header A0-A2 (or lower) row of pins to set logic high, or jump the middle pins to the upper row of pins to set logic low. If the ADD pins are left open, then 000 become the default address. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Serial-Addressable mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.




# Figure 23. Evaluation Board Schematic

Peregrine Specification 102-0381




Note: Capacitors C1-C8, C13, & C14 may be omitted. Pin 26 & 27 are ground. On the PE43501 pin 20 (shown as  $V_{ss}$ ) must also be grounded.

Figure 24. Package Drawing



TOP VIEW

|   |     | QFN 5x5 mm |
|---|-----|------------|
|   | MAX | 0.900      |
| Α | NOM | 0.850      |
|   | MIN | 0.800      |




BOTTOM VIEW



Document No. 70-0251-05 | www.psemi.com




Figure 24. Tape and Reel Drawing



#### Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±.02.
- 2. Camber not to exceed 1mm in 100mm.
- 3. Material: PS + C.
- 4. Ao and Bo measured as indicated.
- 5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

 $Ao = 5.25 \, mm$ Bo = 5.25 mm 1.1 mm



Device Orientation in Tape

Figure 25. Marking Specifications



YYWW = Date Code ZZZZZ = Last five digits of Lot Number

**Table 13. Ordering Information** 

| Order Code   | Part Marking | Description                   | Package                 | Shipping Method            |
|--------------|--------------|-------------------------------|-------------------------|----------------------------|
| PE43501MLI   | 43501        | PE43501 G - 32QFN 5x5mm-75A   | Green 32-lead 5x5mm QFN | Bulk or tape cut from reel |
| PE43501MLI-Z | 43501        | PE43501 G - 32QFN 5x5mm-3000C | Green 32-lead 5x5mm QFN | 3000 units / T&R           |
| EK43501-01   | 43501        | PE43501 – 32QFN 5x5mm-EK      | Evaluation Kit          | 1 / Box                    |

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0251-05

UltraCMOS™ RFIC Solutions



## **Sales Offices**

#### The Americas

### Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

#### **Europe**

## **Peregrine Semiconductor Europe**

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173

Fax: +33-1-4741-9173

#### **High-Reliability and Defense Products**

Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499

Europe/Asia-Pacific Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361

Fax: +33-4-4239-7227

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

#### **Data Sheet Identification**

#### Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

#### Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

## **Product Specification**

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

Document No. 70-0251-05 | www.psemi.com

# Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

#### Peregrine Semiconductor, Korea

#B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-943 South Korea Tel: +82-31-728-3939

Fax: +82-31-728-3940

#### Peregrine Semiconductor K.K., Japan

Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-cho, Chiyoda-ku Tokyo 100-0011 Japan

Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.