#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### DESCRIPTION

Three different Single-Chip 8-Bit Microcontroller families are presented in this datasheet:

- 8XC54/8XC58
- 80C51FA/8XC51FA/8XC51FB/8XC51FC
- 80C51RA+/8XC51RA+/8XC51RB+/8XC51RC+/8XC51RD+

For applications requiring 4K ROM/EPROM, see the 8XC51/80C31 8-bit CMOS (low voltage, low power, and high speed) microcontroller families datasheet.

All the families are Single-Chip 8-Bit Microcontrollers manufactured in advanced CMOS process and are derivatives of the 80C51 microcontroller family. All the devices have the same instruction set as the 80C51.

These devices provide architectural enhancements that make them applicable in a variety of applications for general control systems.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer
80C31/8XC51			
0K/4K	128	No	No
8XC54/58			
0K/8K/16K/32K	256	No	No
80C51FA/8XC51	FA/FB/FC		
0K/8K/16K/32K	256	Yes	No
80C51RA+/8XC5	51RA+/RB+/RC+	÷	
0K/8K/16K/32K	512	Yes	Yes
8XC51RD+			
64K	1024	Yes	Yes

The ROMless devices, 80C51FA, and 80C51RA+ can address up to 64K of external memory. All the devices have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra memory capability up to 64k bytes, each can be expanded using standard TTL-compatible memories and logic.


Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

#### **FEATURES**

- 80C51 Central Processing Unit
- Speed up to 33 MHz
- Full static operation
- Operating voltage range: 2.7 V to 5.5 V @ 16 MHz
- Security bits:
  - ROM 2 bits
  - OTP-EPROM 3 bits
- Encryption array 64 bytes
- RAM expandable to 64K bytes
- 4 level priority interrupt
- 6 or7 interrupt sources, depending on device
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Power control modes
  - Clock can be stopped and resumed
  - Idle mode
  - Power down mode
- Programmable clock out
- Second DPTR register
- Asynchronous port reset
- Low EMI (inhibit ALE)


#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# **BLOCK DIAGRAM**




#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# LOGIC SYMBOL




# PIN CONFIGURATIONS


# **DUAL IN-LINE PACKAGE PIN FUNCTIONS**



# PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



# PLASTIC QUAD FLAT PACK PIN FUNCTIONS



#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# **PIN DESCRIPTIONS**

	PI	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	I	Ground: 0 V reference.
V <sub>CC</sub>	40	44	38	I.	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{ L}$ ). Port 1 also receives the low-order address byte during program memory verification.
					Alternate functions for 8XC51FX and 8XC51RX+ Port 1 include:
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out)
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	3	4	42		ECI (P1.2): External Clock Input to the PCA
	4	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
	5	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
	6 7	7	1 2	1/O 1/O	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
	8	8 9	2	1/O	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3
P2.0-P2.7	o 21–28	9 24–31		1/O	<b>CEX4 (P1.7):</b> Capture/Compare External I/O for PCA module 4 <b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s
1 2.0 1 2.1	21 20	24 01	10 20	"	written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	<b>Port 3</b> : Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	I.	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8		INTO (P3.2): External interrupt
	13	15	9		INT1 (P3.3): External interrupt
	14	16 17	10		T0 (P3.4): Timer 0 external input
	15 16	17 18	11 12	0	T1 (P3.5): Timer 1 external input
	16 17	18 19	12	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
RST	9	19	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE/PROG	30	33	27	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

### PIN DESCRIPTIONS (Continued)

	PI	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
PSEN	29	32	26	0	<b>Program Store Enable:</b> The read strobe to external program memory. When executing code from the external program memory, <b>PSEN</b> is activated twice each machine cycle, except that two <b>PSEN</b> activations are skipped during each access to external data memory. <b>PSEN</b> is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	I	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory locations starting with 0000H. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 8k Devices (IFFFH), 16k Devices (3FFFH) or 32k Devices (7FFFH). Since the RD+ has 64k Internal Memory, the RD+ will execute only from internal memory when EA is held high. This pin also receives the 12.75 V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC}$  + 0.5 V or  $V_{SS}$  – 0.5 V, respectively.

# 8XC54/58 ORDERING INFORMATION

	MEMORY SIZE 16K × 8	MEMORY SIZE 32K × 8	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P80C54SBPN	P80C58SBPN	0 to +70, Plastic Dual In-line Package	2.7 V to	0 to 16	SOT129-1
OTP	P87C54SBPN	P87C58SBPN	0 to +70, Plastic Dual III-IIIle Package	5.5 V	01010	301129-1
ROM	P80C54SBAA	P80C58SBAA	0 to +70, Plastic Leaded Chip Carrier	2.7 V to	0 to 16	SOT187-2
OTP	P87C54SBAA	P87C58SBAA	0 to +70, Plastic Leaded Chip Carrier	5.5 V	01010	301107-2
ROM	P80C54SBBB	P80C58SBBB	0 to +70, Plastic Quad Flat Pack	2.7 V to	0 to 16	SOT307-2
OTP	P87C54SBBB	P87C58SBBB		5.5 V	01010	301307-2
ROM	P80C54SFPN	P80C58SFPN	-40 to +85, Plastic Dual In-line Package	2.7 V to	0 to 16	SOT129-1
OTP	P87C54SFPN	P87C58SFPN	-40 to +65, Flastic Dual III-lille Fackage	5.5 V	01010	301129-1
ROM	P80C54SFA A	P80C58SFA A	-40 to +85, Plastic Leaded Chip Carrier	2.7 V to	0 to 16	SOT187-2
OTP	P87C54SFA A	P87C58SFA A		5.5 V	01010	501107-2
ROM	P80C54SFBB	P80C58SFBB	–40 to +85, Plastic Quad Flat Pack	2.7 V to	0 to 16	SOT307-2
OTP	P87C54SFBB	P87C58SFBB		5.5 V	01010	301307-2
ROM	P80C54UBAA	P80C58UBAA	0 to +70, Plastic Leaded Chip Carrier	5 V	0 to 33	SOT187-2
OTP	P87C54UBAA	P87C58UBAA	0 to +70, Flastic Leaded Chip Carrier	5 V	0 10 33	301107-2
ROM	P80C54UBPN	P80C58UBPN	0 to +70, Plastic Dual In-line Package	5 V	0 to 33	SOT129-1
OTP	P87C54UBPN	P87C58UBPN		5.0	0 10 33	301129-1
ROM	P80C54UBBB	P80C58UBBB	0 to +70, Plastic Quad Flat Pack	5 V	0 to 33	SOT307-2
OTP	P87C54UBBB	P87C58UBBB	0 to +70, Flastic Quad Flat Fack	5 V	0 10 33	301307-2
ROM	P80C54UFAA	P80C58UFA A	-40 to +85, Plastic Leaded Chip Carrier	5 V	0 to 33	SOT187-2
OTP	P87C54UFAA	P87C58UFA A	-40 to +65, Plastic Leaded Chip Carrier	5 V	0 10 33	301107-2
ROM	P80C54UFPN	P80C58UFPN	-40 to +85, Plastic Dual In-line Package	5 V	0 to 33	SOT129-1
OTP	P87C54UFPN	P87C58UFPN		5 V	01033	301129-1
ROM	P80C54UFBB	P80C58UFBB	-40 to +85, Plastic Quad Flat Pack	5 V	0 to 33	SOT307-2
OTP	P87C54UFBB	P87C58UFBB		5 V	0 10 33	301307-2

Note: For Multi Time Programmable devices, See P89C51RX+

Flash datasheet.

8XC51	8XC51FA/FB/FC AND 80C51FA OKDEKI	80C51FA OKL	JEKING INFORMATION	NALION				
	MEMORY SIZE 8K × 8	MEMORY SIZE 16K × 8	MEMORY SIZE 32K × 8	ROMIess	TEMPERATURE RANGE ∘C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P83C51FA-4N	P83C51FB-4N	P83C51FC-4N	DOUGELEV IN	270 July 20 July Dissipation Dissipation (2 - 04 0	0 7// to E E//	0 +0 16	SOT120.1
ОТР	P87C51FA-4N	P87C51FB-4N	P87C51FC-4N		0 (0 ± / 0, +0-FIII Flastic Dual III-III E FNG.	V C U V 1.2		1-871100
ROM	P83C51FA-4A	P83C51FB-4A	P83C51FC-4A		C to 170 14 Discolorid Charles	0 7// to E E//	0+046	C 101102
ОТР	P87C51FA4A	P87C51FB-4A	P87C51FC4A	POUCOIFA-4A		1 V U U U V V V		7-101100
ROM	P83C51FA-4B	P83C51FB-4B	P83C51FC4B			0 71/10 5 57/	01010	
ОТР	P87C51FA4B	P87C51FB-4B	P87C51FC4B	POUCOTFA-4B	U to +/U, 44-Pin Plastic Quad Flat Pack	VC.C 01 V 1.2		2-100100
ROM	P83C51FA-5N	P83C51FB-5N	P83C51FC5N		201 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	0 71/ to E EV	01040	50T120 1
ОТР	P87C51FA–5N	P87C51FB-5N	P87C51FC5N		-40 to +60, 40-Pin Plastic Dual In-line PKg.	AC.C 01 A 1.2		1-871100
ROM	P83C51FA5A	P83C51FB-5A	P83C51FC5A		10 to 10E 11 Disciple in Disciple	0 711 to E EVI	0 10 10	SOT107 0
ОТР	P87C51FA5A	P87C51FB–5A	P87C51FC5A					7-101100
ROM	P83C51FA-5B	P83C51FB-5B	P83C51FC-5B		Apped to 10 piccelo aid 11 - 30, of 01	0 711 to E EVI	01010	C 202303
ОТР	P87C51FA-5B	P87C51FB-5B	P87C51FC5B					z-100100
ROM	P83C51FA–IN	P83C51FB-IN	P83C51FC-IN		original privacijanja operation (1990). Operation	<u>د</u> //	0 0 00	SOT120 1
ОТР	P87C51FA–IN	P87C51FB-IN	P87C51FC-IN		0 (0 + / 0, +0-FIII Flastic Dual III-IIIIE FKg.	۸c		1-871100
ROM	P83C51FA–IA	P83C51FB–IA	P83C51FC-IA		C to 170 Al Discolo Lottonia Al OT 1 of O	277		SOT107 2
ОТР	P87C51FA–IA	P87C51FB–IA	P87C51FC–IA			<u>&gt;</u>	U TO 33	7-191100
ROM	P83C51FA-IB	P83C51FB-IB	P83C51FC-IB		Acceleration Control and 110 ctots	<u>د</u> //	0 0 0 00	SOT207 2
ОТР	P87C51FA–IB	P87C51FB–IB	P87C51FC-IB		U (U T/ U, 44-FIII FIASIU QUAU FIAL FAUN	<u>ک</u>		7-100100
ROM	P83C51FA-JN	P83C51FB–JN	P83C51FC-JN	DOUCE1EA IN	270	577	0 0 0 0 0	SOT120 1
ОТР	P87C51FA-JN	P87C51FB–JN	P87C51FC-JN		-40 to +00, 40-Fill Flastic Dual III-III E FKg.	۸C		1-871100
ROM	P83C51FA-JA	P83C51FB-JA	P83C51FC-JA		10 to to 12 history of the sector	277		C 101103
ОТР	P87C51FA–JA	P87C51FB–JA	P87C51FC–JA			۸C		7-101100
ROM	P83C51FA-JB	P83C51FB-JB	P83C51FC-JB		7004 to 100 min official of 000	<u>د</u> //	0 40 00	SOT207 2
ОТР	P87C51FA–JB	P87C51FB-JB	P87C51FC-JB		-40 נט 400, 44-רוון רומצווט עעמע רומו רמטא	۸C	0 10 33	7-100100
Note: Fc	Note: For Multi Time Programmable devices, See P89C51RX+ Flash datasheet.	mmable devices, Se	e P89C51RX+ Flas	h datasheet.				

8XC51FA/FB/FC AND 80C51FA ORDERING INFORMATION

Philips Semiconductors

Product specification

87C51	87C51RA+/RB+/RC+/RD+ AND 80C51RA+	3D+ AND 80C5		ORDERING INFORMATION	lion				
	MEMORY SIZE 8K × 8	MEMORY SIZE 16K × 8	MEMORY SIZE 32K × 8	MEMORY SIZE 64K × 8	ROMIess	TEMPERATURE RANGE ∘C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P83C51RA+4N	P83C51RB+4N	P83C51RC+4N	P83C51RD+4N	DBOCEADA : AN	0 to +70,	0 7\/ to E E//	91 010	COT100 1
ОТР	P87C51RA+4N	P87C51RB+4N	P87C51RC+4N	P87C51RD+4N		40-Pin Plastic Dual In-line Pkg.	VC.C UI V 1.2	0 10 10	1-671100
ROM	P83C51RA+4A	P83C51RB+4A	P83C51RC+4A	P83C51RD+4A	BSOCE1DA:1A	0 to +70,	0 7\/ to E E//	0 to 16	CUT107 0
ОТР	P87C51RA+4A	P87C51RB+4A	P87C51RC+4A	P87C51RD+4A		44-Pin Plastic Leaded Chip Carrier	7.7 V LU 3.3V	0 10 10	7-101100
ROM	P83C51RA+4B	P83C51RB+4B	P83C51RC+4B	P83C51RD+4B	07 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -	0 to +70,		0 10 40	0 200203
ОТР	P87C51RA+4B	P87C51RB+4B	P87C51RC+4B	P87C51RD+4B	P80C51KA+4B	44-Pin Plastic Quad Flat Pack	VC.C 01 V 1.2	91. 01 N	2-/02100
ROM	P83C51RA+5N	P83C51RB+5N	P83C51RC+5N	P83C51RD+5N		-40 to +85,	0 71/ to E EV	0 10 10	COT100 1
ОТР	P87C51RA+5N	P87C51RB+5N	P87C51RC+5N	P87C51RD+5N		40-Pin Plastic Dual In-line Pkg.	VC.C UI V 1.2	0 10 10	1-671100
ROM	P83C51RA+5A	P83C51RB+5A	P83C51RC+5A	P83C51RD+5A		-40 to +85,	0 71/ to E EV	0 10 10	C T 1 0 7 0
ОТР	P87C51RA+5A	P87C51RB+5A	P87C51RC+5A	P87C51RD+5A		44-Pin Plastic Leaded Chip Carrier	VC.C UI V 1.2	0 10 10	7-101100
ROM	P83C51RA+5B	P83C51RB+5B	P83C51RC+5B	P83C51RD+5B		-40 to +85,	0 71/ to E EV	0 10 10	0 200203
ОТР	P87C51RA+5B	P87C51RB+5B	P87C51RC+5B	P87C51RD+5B		44-Pin Plastic Quad Flat Pack	VC.C UI V 1.2	0 10 10	7-100100
ROM	P83C51RA+IN	P83C51RB+IN	P83C51RC+IN	P83C51RD+IN	DBACE1DA - INI	0 to +70,	EV	0 40 33	COT100 1
ОТР	P87C51RA+IN	P87C51RB+IN	P87C51RC+IN	P87C51RD+IN		40-Pin Plastic Dual In-line Pkg.	۸ د	0 10 23	1-671100
ROM	P83C51RA+IA	P83C51RB+IA	P83C51RC+IA	P83C51RD+IA		0 to +70,	EV	ee ⊶ 0	C T 1 07 0
ОТР	P87C51RA+IA	P87C51RB+IA	P87C51RC+IA	P87C51RD+IA		44-Pin Plastic Leaded Chip Carrier	۸ <u>۵</u>		7-101100
ROM	P83C51RA+IB	P83C51RB+IB	P83C51RC+IB	P83C51RD+IB		0 to +70,	577	00 00 0	0 200203
ОТР	P87C51RA+IB	P87C51RB+IB	P87C51RC+IB	P87C51RD+IB		44-Pin Plastic Quad Flat Pack	>c	U TO 33	2-/02100
ROM	P83C51RA+JN	P83C51RB+JN	P83C51RC+JN	P83C51RD+JN		-40 to +85,	111		1 00 T
OTP	P87C51RA+JN	P87C51RB+JN	P87C51RC+JN	P87C51RD+JN		40-Pin Plastic Dual In-line Pkg.	> C	U TO 33	1-671100
ROM	P83C51RA+JA	P83C51RB+JA	P83C51RC+JA	P83C51RD+JA	DBACE1DA	-40 to +85,	EV	0 40 33	CUT107 0
ОТР	P87C51RA+JA	P87C51RB+JA	P87C51RC+JA	P87C51RD+JA		44-Pin Plastic Leaded Chip Carrier	<u>ک</u>		7-101100
ROM	P83C51RA+JB	P83C51RB+JB	P83C51RC+JB	P83C51RD+JB		-40 to +85,	ΕV	0 to 33	CT307-0
ОТР	P87C51RA+JB	P87C51RB+JB	P87C51RC+JB	P87C51RD+JB		44-Pin Plastic Quad Flat Pack	2	0 0 0	7-100100
Note: Fo	Note: For Multi Time Programmable devices, See P89C51RX+ Flash datasheet.	nmable devices, Se	e P89C51RX+ Flas	sh datasheet.					

9

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### Table 1. 8XC54/58 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS			, SYMBO	L, OR AL	FERNATIV	E PORT	FUNCTIC	DN LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	-	AO	xxxxxxx0B
AUXR1#	Auxiliary 1	A2H	-	-	-	LPEP <sup>3</sup>	GF3	0	-	DPS	xxx0xxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR:	Data Pointer (2 bytes)										
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	-	ET2	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	]
IP*	Interrupt Priority	B8H	-	-	PT2	PS	PT1	PX1	PT0	PX0	xx000000B
			B7	B6	B5	B4	B3	B2	B1	B0	1
IPH#	Interrupt Priority High	B7H	-	-	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	xx000000B
			87	86	85	84	83	82	81	80	1
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	1
P1*	Port 1	90H	_	-	-	-	-	-	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
. –			B7	B6	B5	B4	B3	B2	B1	B0	1
P3*	Port 3	B0H	RD	WR	T1	ТО	INT1	INTO	TxD	RxD	FFH
10		Don		WIX		10		iiiio		TOD	
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	-	POF <sup>2</sup>	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	P	000000x0B
RCAP2H#	Timer 2 Capture High	CBH	01	7.0	10		1100	0.			00H
RCAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H					1				07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	СС	СВ	СА	C9	C8	1
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	_	_	_	_	-	-	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН		_ =			L		1		00H
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	MO	00H

\* SFRs are bit addressable.
# SFRs are modified from or added to the 80C51 SFRs.

- Reserved bits.

1. Reset value depends on reset source.

2. Bit will not be affected by Reset.

3. LPEP - Low Power OTP-EPROM only operation.

#### Table 2. 8XC51FA/FB/FC, 8XC51RA+/RB+/RC+/RD+ Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	DDRESS	, SYMBO	L, OR AL	TERNATIV	'E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	EXTRAM (RX+ only)	AO	xxxxxx00B
AUXR1#	Auxiliary 1	A2H	-	-	-	LPEP <sup>3</sup>	GF3	0	-	DPS	xxx0xxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxB
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxB
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxB
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxB
CCAP4H#	Module 4 Capture High	FEH									xxxxxxxB
CCAP0L#	Module 0 Capture Low	EAH									xxxxxxxB
CCAP1L#	Module 1 Capture Low	EBH									xxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									xxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxB
CCAPM0#	Module 0 Mode	DAH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM1#	Module 1 Mode	DBH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM2#	Module 2 Mode	DCH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x000000B
CCAPM3#	Module 3 Mode	DDH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM4#	Module 4 Mode	DEH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000E
CH# CL#	PCA Counter High PCA Counter Low	F9H E9H				•	•				00H 00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	00xxx000B
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H	45						4.0	4.0	00H 00H
. <b></b> +	later wat Eachte	4.011	AF	AE	AD	AC	AB	AA	A9	A8	0011
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
IP*	Interrupt Priority	B8H	BF _	BE PPC	BD PT2	BC PS	BB PT1	BA PX1	B9 PT0	B8 PX0	x0000000E
	Interrupt Frionty	Боп	 B7	B6	B5	РЗ В4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H		PPCH	PT2H	PSH	PT1H	PX1H	РТОН	PX0H	x0000000E
	interrupt i nenty i ngri	Bill	87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
		0011	97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	1
P3*	Port 3	B0H	RD	WR	T1	TO	INT1	<b>INTO</b>	TxD	RxD	FFH
											1
PCON#1	Power Control	87H	SMOD1	SMOD0	_	POF <sup>2</sup>	GF1	GF0	PD	IDL	00xx0000B

# SFRs are modified from or added to the 80C51 SFRs.

- Reserved bits.

1. Reset value depends on reset source.

2. Bit will not be affected by Reset.

3. LPEP - Low Power OTP-EPROM only operation.

Downloaded from Arrow.com.

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# Table 2. 8XC51FA/FB/FC, 8XC51RA+/RB+/RC+/RD+ Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	ADDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	ON LSB	RESET VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	000000x0B
RACAP2H#	Timer 2 Capture High	СВН									00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	СС	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	С9Н	_	-	-	-	-	-	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1 TL2#	Timer Low 1 Timer Low 2	8BH CCH									00H 00H
1 L2#		ССП									000
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	MO	00H
WDTRST	HDW Watchdog Timer Reset (RX+ only)	0A6H									

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

# **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

# RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above  $V_{IH1}$  (min.) is applied to RESET.

# LOW POWER MODES

#### Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In the idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

#### LPEP

The LPEP bit (AUXR.4), only needs to be set for applications operating at  $V_{CC}$  less than 4V.

#### **POWER OFF FLAG**

The Power Off Flag (POF) is set by on-chip circuitry when the V<sub>CC</sub> level on the 8XC51FX/8XC51RX+ rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V<sub>CC</sub> level must remain above 3V for the POF to remain unaffected by the V<sub>CC</sub> level.

#### **Design Consideration**

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

#### **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- 2. to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit  $C\overline{T}2$  (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{4 \times (65536 - \text{RCAP2H}, \text{RCAP2L})}$ 

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

#### Table 3. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

#### **TIMER 2 OPERATION**

#### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by  $C/T2^*$  in the special function register T2CON (see Figure 1). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 4.

#### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2\* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2. (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.)

#### Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter [C/T2\* in T2CON]) then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see

Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1, which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	(N	/ISB)							(LSB)	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Positio	n Nai	me and Sigi	nificance						
TF2	T2CON		ner 2 overflov en either RC			overflow and	d must be cl	eared by so	oftware. TF2	will not be set
EXF2	T2CON	EX	EN2 = 1. Wł	en Timer 2 . EXF2 mu	interrupt is st be cleare	enabled, EX	F2 = 1 will	cause the C	PU to vector	ition on T2EX and r to the Timer 2 it in up/down
RCLK	T2CON								ow pulses fo eceive clock	r its receive clock
TCLK	T2CON								ow pulses fo transmit cloo	or its transmit cloc
EXEN2	T2CON	trar		EX if Timer						of a negative ses Timer 2 to
TR2	T2CON	.2 Sta	rt/stop contr	ol for Timer	2. A logic 1	starts the ti	mer.			
C/T2	T2CON	l.1 Tim		iternal time	(OSĆ/12)	alling edge	triggered).			
CP/RL2	T2CON	clea EXI	oture/Reload ared, auto-re	l flag. Wher loads will o len either R	n set, captur ccur either	es will occur with Timer 2	r on negativ overflows o	or negative t	ransitions at	EXEN2 = 1. When T2EX when ced to auto-reload
										SU00728

Figure 1. Timer/Counter 2 (T2CON) Control Register

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# Table 4. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)




Figure 2. Timer 2 in Capture Mode

T2MOD	Addres	ss = 0C9H							Reset Va	lue = XXXX XX00
	Not Bit	Addressab	ble							
		_	_	_	_	_	_	T2OE	DCEN	
	Bit	7	6	5	4	3	2	1	0	
Symbol	Funct	ion								
_	Not im	plemented	l, reserved f	or future use	ə.*					
T2OE	Timer	2 Output E	nable bit.							
DCEN	Down	Count Ena	able bit. Whe	en set, this a	llows Timer	2 to be con	figured as a	n up/down d	counter.	
	se, the re									oke new features. n a reserved bit is <i>SU0072</i>

Figure 3. Timer 2 Mode (T2MOD) Control Register




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

8XC51FA/FB/FC/80C51FA

8XC51RA+/RB+/RC+/RD+/80C51RA+

### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)




Figure 6. Timer 2 in Baud Rate Generator Mode

Table 5.	Timer 2 Generated Commonly Used
	Baud Rates

Baud Rate	Oco From	Timer 2				
Bauu Kale	Osc Freq	RCAP2H	RCAP2L			
375K	12MHz	FF	FF			
9.6K	12MHz	FF	D9			
2.8K	12MHz	FF	B2			
2.4K	12MHz	FF	64			
1.2K	12MHz	FE	C8			
300	12MHz	FB	1E			
110	12MHz	F2	AF			
300	6MHz	FD	8F			
110	6MHz	F9	57			

# **Baud Rate Generator Mode**

Bits TCLK and/or RCLK in T2CON (Table 5) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = 
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation ( $C\overline{/T}2^*=0$ ). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

$$\frac{\text{Oscillator Frequency}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 5 shows commonly used baud rates and how they can be obtained from Timer 2.

# Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

If Timer 2 is being clocked internally , the baud rate is:

Baud Rate = 
$$\frac{t_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where f<sub>OSC</sub>= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H, RCAP2L} = 65536 - \left(\frac{f_{\text{OSC}}}{32 \times \text{Baud Rate}}\right)$$

#### **Timer/Counter 2 Set-up**

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

# Table 6. Timer 2 as a Timer

	T2CON					
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit Auto-Reload	00H	08H				
16-bit Capture	01H	09H				
Baud rate generator receive and transmit same baud rate	34H	36H				
Receive only	24H	26H				
Transmit only	14H	16H				

#### Table 7. Timer 2 as a Counter

	TMOD				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit	02H	0AH			
Auto-Reload	03H	0BH			

#### NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

#### Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000	
	SADEN	=	<u>1111 1101</u>	
	Given	=	1100 00X0	

Slave 1	SADDR	=	1100	0000
	SADEN	=	<u>1111</u>	1110
	Given	=	1100	000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

		SCON Add	dress = 98⊦						R	Reset Value = 0000 0000B
	Bit A	ddressable			1	I		1	1	7
		SM0/FE	SM1	SM2	REN	TB8	RB8	ті	RI	
	Bit:	7	6	5	4	3	2	1	0	
		(SMOD0 =	0/1)*							
Symbol	Fun	oction								
FE		ming Error b nes but shou								is not cleared by valid FE bit.
SM0	Seri	al Port Mode	e Bit 0, (SN	IOD0 must	= 0 to acce	ss bit SM0)				
SM1		al Port Mode								
	SM		Mode		ription	Baud Rate	**			
	0	0	0		egister	f <sub>OSC</sub> /12				
	0 1	1 0	1 2	8-bit l 9-bit l		variable f <sub>OSC</sub> /64 or	faca/32			
	1	1	3	9-bit U		variable	IOSC/32			
SM2	rece In N	eived 9th dat	ta bit (RB8) 12 = 1 then	is 1, indica RI will not b	ting an add	ress, and th I unless a va	e received	byte is a G	iven or Broa	t be set unless the adcast Address. received byte is a
REN	Ena	bles serial re	eception. S	et by softwa	are to enabl	le reception.	Clear by s	oftware to	disable rece	eption.
TB8	The	9th data bit	that will be	transmittee	d in Modes	2 and 3. Set	or clear by	software a	as desired.	
RB8		nodes 2 and lode 0, RB8			was receiv	ed. In Mode	1, if SM2 =	= 0, RB8 is	the stop bit	that was received.
TI		nsmit interru er modes, in						Node 0, or a	at the begin	ning of the stop bit in the
RI		eive interrup other modes								ugh the stop bit time in
NOTE: *SMOD0 is locate **f <sub>OSC</sub> = oscillate										SU00043

Figure 7. SCON: Serial Port Control Register




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

#### Interrupt Priority Structure

The 8XC51FA/FB/FC and 8XC51RA+/RB+/RC+/RD+ have a 7-source four-level interrupt structure (see Table 8). The 80C54/58 have a 6-source four-level interrupt structure because these devices do not have a PCA.

There are 3 SFRs associated with the four-level interrupt. They are the IE, IP, and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

#### Table 8.Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
TO	2	TF0	Y	0B
X1	3	IE1	N (L) Y (T)	13
T1	4	TF1	Y	1B
PCA	5	CF, CCFn n = 0–4	Ν	33
SP	6	RI, TI	Ν	23
T2	7	TF2, EXF2	N	2B

NOTES:

L = Level activated

2. T = Transition activated

		7	6	5	4	3	2	1	0
	IE (0A8H)	EA	EC	ET2	ES	ET1	EX1	ET0	EX0
			Bit = 1 ena Bit = 0 dis		nterrupt.				
BIT	SYMBOL	FUNC	FUNCTION						
IE.7	EA		Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.						
IE.6	EC				-	-	- otherwi		t impleme
IE.5	ET2	Timer	2 interrup	enable b	it.				
IE.4	ES	Serial	Port interr	upt enabl	e bit.				
IE.3	ET1	Timer	1 interrupt	enable b	it.				
IE.2	EX1	Extern	al interrup	t 1 enable	e bit.				
IE.1	ET0	Timer	0 interrup	enable b	it.				
IE.0	EX0	External interrupt 0 enable bit. SU00840							



8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

		7	6	5	4	3	2	1	0
	IP (0B8H)	—	PPC	PT2	PS	PT1	PX1	PT0	PX0
				igns high igns low p					
BIT	SYMBOL	FUNC	TION						
IP.7	_	Not im	plemente	d, reserve	d for futur	e use.			
IP.6	PPC	PCA ir	nterrupt pr	iority bit fo	or FX and	RX+ only	, otherwise	e it is not i	mplemen
IP.5	PT2	Timer	2 interrup	priority b	it.				
IP.4	PS	Serial	Port interi	upt priorit	y bit.				
IP.3	PT1	Timer	1 interrup	priority b	it.				
IP.2	PX1	Extern	al interrup	ot 1 priority	/ bit.				
IP.1	PT0	Timer	0 interrup	priority b	it.				
IP.0	PX0	Extern	al interrup	ot 0 priority	/ bit.				SU00841

#### Figure 11. IP Registers

		7	6	5	4	3	2	1	0
IPH	I (B7H)	—	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
			Bit = 1 ass Bit = 0 ass						
BIT	SYMBOL	FUNC	TION						
IPH.7	_	Not im	plemente	d, reserve	d for futur	e use.			
IPH.6	PPCH	PCA ir	nterrupt pr	iority bit h	igh for FX	and RX+	only, othe	erwise it is	not imple
IPH.5	PT2H	Timer	2 interrup	priority b	it high.				
IPH.4	PSH	Serial	Port interr	upt priorit	y bit high.				
IPH.3	PT1H	Timer	1 interrupt	priority b	it high.				
IPH.2	PX1H	Extern	al interrup	t 1 priority	/ bit high.				
IPH.1	PT0H	Timer	0 interrup	priority b	it high.				
IPH.0	PX0H	Extern	al interrup	t 0 priorit	/ bit high.				SU008

#### Figure 12. IPH Registers

#### Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

#### Reduced EMI Mode

#### AUXR (8EH)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	EXTRAM	AO
AUXR.1 AUXR.0		EXTRAN AO		(RX+ only Turns off		put.	

#### **Dual DPTR**

The dual DPTR structure (see Figure 13) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxxx00x0B

7	6	5	4	3	2	1	0
-	-	-	LPEP	GF3	0	-	DPS

#### Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GF3 bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to

be quickly toggled simply by executing an INC DPTR instruction without affecting the GF3 or LPEP bits.




Figure 13.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

# (8XC51FX and 8XC51RX+ ONLY)

# Programmable Counter Array (PCA) (8XC51FX and 8XC51RX+ only)

The Programmable Counter Array available on the 8XC51FX and 8XC51RX+ is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 14.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 17):

#### CPS1 CPS0 PCA Timer Count Source

- 0 0 1/12 oscillator frequency
- 0 1 1/4 oscillator frequency
- 1 0 Timer 0 overflow
- 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 15.

The watchdog timer function is implemented in module 4 (see Figure 24).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 18). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the

ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 16.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 19). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 20 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.





Figure 14. Programmable Counter Array (PCA)

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# (8XC51FX and 8XC51RX+ ONLY)



#### Figure 15. PCA Timer/Counter




Figure 16. PCA Interrupt System

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# (8XC51FX and 8XC51RX+ ONLY)

		CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	
	Bit:	7	6	5	4	3	2	1	0	_
Symbol	Funct	ion								
CIDL			trol: CIDL = during idle.	0 progran	ns the PCA	Counter to	continue fur	nctioning du	ring idle M	ode. CIDL = 1 programs
WDTE	Watch	dog Timer	Enable: WI	DTE = 0 di	sables Wate	chdog Time	er function of	n PCA Mod	ule 4. WDT	E = 1 enables it.
_			l, reserved f							
CPS1	PCA C	Count Pulse	e Select bit	1.						
CPS0	PCA ( <b>CPS1</b>		e Select bit Selecte	0. <b>d PCA In</b>	put**					
	0	0	0	Intern	al clock, fos	sc ÷ 12				
	0	1	1	Intern	al clock, f <sub>OS</sub>	sc ÷ 4				
	1	0	2	Timer	0 overflow					
	1	1	3	Extern	nal clock at	ECI/P1.2 p	in (max. rate	$e = f_{OSC} \div 8$	)	
			ntor Overfl	w interru		onables C	E hit in CCO	N to genera	te an interr	upt. ECF = 0 disables

#### Figure 17. CMOD: PCA Counter Mode Register

	Bit Ad	dressable								
		CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	
	Bit:	7	6	5	4	3	2	1	0	-
Symbol	Func	tion								
-										
CF					rdware whe					if bit ECF in CMOD is
	set. C PCA	F may be	set by eithe	r hardware	or software	but can on	ly be cleare	d by softwa	are.	if bit ECF in CMOD is oftware to turn the PCA
	set. C PCA count	F may be Counter Ro er off.	set by eithe	r hardware it. Set by s	or software oftware to tu	but can on	ly be cleare	d by softwa	are.	
CR -	set. C PCA count Not in	F may be Counter Ro er off. nplemente	set by eithe un control b d, reserved	r hardware it. Set by s for future u	e or software oftware to tu use*.	but can on urn the PCA	ly be cleare counter on	ed by softwa . Must be c	are. leared by s	
CR - CCF4	set. C PCA count Not in PCA	F may be Counter Ro er off. nplemente Module 4 in	set by eithe un control b d, reserved nterrupt flag	r hardware it. Set by s for future t g. Set by ha	e or software oftware to tu use*. ardware whe	but can on urn the PCA on a match o	ly be cleare counter on or capture c	ed by softwa . Must be c occurs. Mus	are. leared by s t be cleared	oftware to turn the PCA
CR - CCF4 CCF3	set. C PCA count Not in PCA	F may be Counter Ri er off. nplemente Module 4 in Module 3 in	set by eithe un control b d, reserved nterrupt flag nterrupt flag	r hardware it. Set by s for future u g. Set by ha g. Set by ha	or software oftware to tu use*. ardware whe ardware whe	e but can on urn the PCA en a match o en a match o	ly be cleare counter on or capture c or capture c	ed by softwa . Must be c occurs. Mus occurs. Mus	are. leared by s t be cleared t be cleared	oftware to turn the PCA
CF CR - CCF4 CCF3 CCF2 CCF1	set. C PCA count Not in PCA PCA	F may be Counter Ri er off. nplemente Module 4 in Module 3 in Module 2 in	set by eithe un control b d, reserved nterrupt flag nterrupt flag	r hardware it. Set by s for future u g. Set by ha g. Set by ha g. Set by ha	or software oftware to tu use*. ardware whe ardware whe ardware whe	but can on urn the PCA en a match o en a match o en a match o	ly be cleare counter on or capture c or capture c or capture c	d by softwa . Must be c occurs. Mus occurs. Mus occurs. Mus	are. leared by s t be cleared t be cleared t be cleared	oftware to turn the PCA d by software. d by software.

SU00036

#### Figure 18. CCON: PCA Counter Control Register

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# (8XC51FX and 8XC51RX+ ONLY)

CCAPMn /	Address	CCAI CCAI CCAI CCAI	PM1 0DE PM2 0DC	SH CH					R	eset Value = X000 0000E
		CCA	PM4 ODE	H						
	Not Bit	Addressa	able							_
		-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
	Bit:	7	6	5	4	3	2	1	0	]
Symbol	Funct	ion								
_	Not im	plemente	ed, reserved	for future u	se*.					
ECOMn	Enable	e Compar	rator. ECOM	n = 1 enabl	es the comp	parator fund	ction.			
CAPPn	Captu	re Positiv	e, CAPPn =	1 enables	positive edg	e capture.				
CAPNn	Captu	re Negati <sup>,</sup>	ve, CAPNn =	= 1 enables	negative e	dge capture	Э.			
MATn			IATn = 1, a r set, flagging			ter with this	module's c	compare/ca	pture registe	er causes the CCFn bit
TOGn	00	e. When T toggle.	OGn = 1, a	match of th	e PCA cour	nter with thi	s module's	compare/ca	apture regis	ter causes the CEXn
PWMn	Pulse	Width Mc	dulation Mo	de. PWMn	= 1 enables	the CEXn	pin to be us	sed as a pu	lse width me	odulated output.
ECCFn	Enable	e CCF int	errupt. Enab	les compar	e/capture fl	ag CCFn ir	the CCON	register to	generate ar	n interrupt.
			eserved bits. The 1. The value rea	,			oducts to invoke	e new features.	. In that case, th	ne reset or inactive value of the ne

Figure 19	CCAPMn: PCA	Modules Con	nnare/Cantur	Registers
riguie 13.	CCAI MILL I CA	wouldes con	iipai e/Gaptui	e ivegialeia

-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
Х	0	0	0	0	0	0	0	No operation
Х	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	Х	16-bit Software Timer
Х	1	0	0	1	1	0	Х	16-bit High Speed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer

Figure 20. PCA Module Modes (CCAPMn Register)

#### PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 21.

#### 16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 22).

#### **High Speed Output Mode**

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 23).

#### Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 24 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# (8XC51FX and 8XC51RX+ ONLY)




Figure 21. PCA Capture Mode




Figure 22. PCA Compare Mode

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# (8XC51FX and 8XC51RX+ ONLY)




Figure 23. PCA High Speed Output Mode




Figure 24. PCA PWM Mode

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# (8XC51FX and 8XC51RX+ ONLY)




Figure 25. PCA Watchdog Timer m(Module 4 only)

#### PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed.

Figure 25 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for **all** modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

Figure 26 shows the code for initializing the watchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine in Figure 26.

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead, call this subroutine from the main program within  $2^{16}$  count of the PCA timer.

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### (8XC51FX and 8XC51RX+ ONLY)

```
INIT_WATCHDOG:
  MOV CCAPM4, #4CH ; Module 4 in compare mode
MOV CCAP4L, #0FFH ; Write to low byte first
  MOV CCAP4H, #0FFH
                       ; Before PCA timer counts up to
                       ; FFFF Hex, these compare values
                       ; must be changed
  ORL CMOD, #40H
                       ; Set the WDTE bit to enable the
                       ; watchdog timer without changing
                       ; the other bits in CMOD
;
;
; Main program goes here, but CALL WATCHDOG periodically.
;
WATCHDOG:
  CLR EA ; Hold off interrupts
MOV CCAP4L, #00 ; Next compare value is within
  MOV CCAP4H, CH
                      ; 255 counts of the current PCA
  SETB EA
                       ; timer value
  RET
```

Figure 26. PCA Watchdog Timer Initialization Code

# (8XC51RX+ ONLY)

# Expanded Data RAM Addressing (8XC51RX+ ONLY)

The 8XC51RX+ have internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 256 bytes (768 for RD+) expanded RAM (EXTRAM).

The four segments are:

- 1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- 2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- The 256-bytes (768 for RD+) expanded RAM ((EXTRAM (256-bytes) 00H–FFH)) and ((EXTRAM (768-bytes for RD+) 00H – 2FFH)) are indirectly accessed by move external instruction, MOVX, and with the EXTRAM bit cleared, see Figure 27.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

MOV 0A0H,#data

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example:

MOV @R0,#data

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

The EXTRAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 256-bytes (768 for RD+) of external data memory.

With EXTRAM = 0, the EXTRAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to EXTRAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

#### MOVX @R0,#data

where R0 contains 0A0H, access the EXTRAM at address 0A0H rather than external memory. An access to external data memory locations higher than FFH (2FF for RD+) (i.e., 0100H to FFFFH) will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 28.

With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will generate either read or write signals on P3.6 (#WR) and P3.7 (#RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the EXTRAM.

AUXR	Addres	s = 8EH							F	Reset Value = xxxx xx00B
	Not Bit	Addressat		_						
		_	_	_	_	_	—	EXTRAM	AO	
	Bit:	7	6	5	4	3	2	1	0	
Symbol	Func	tion								
AO	Disab	ole/Enable	ALE							
	<b>AO</b> 0 1			tted at a co	onstant rate					
EXTRAM	Interr	nal/Externa	I RAM acce	ss using M	OVX @Ri/@	DPTR				
	<b>EXTF</b> 0 1	RAM	<b>Operating</b> Internal EF External da	RAM (00H–	, (	-2FFH for R	D+) acces	s using MO∖	/X @Ri/@	DPTR
	Not ir	nplemente	d, reserved	for future u	ise*.					
			served bits. The 1. The value rea				oducts to invok	ke new features.	In that case, t	he reset or inactive value of the ne



# (8XC51RX+ ONLY)




Figure 28. Internal and External Data Memory Address Space with EXTRAM = 0

# HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR 89C51RC+/RD+)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output reset HIGH pulse at the RST-pin.

# Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST. SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When using the WDT, a 1Kohm resistor must be inserted between RST of the device and the Power On Reset circuitry. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the reset pin. The RESET pulse duration is  $98 \times T_{OSC}$ , where  $T_{OSC} = 1/f_{OSC}$ . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

In applications using the Hardware Watchdog Timer of the P8xC51RD+, a series resistor (1K $\Omega \pm 20\%$ ) needs to be included between the reset pin and any external components. Without this resistor the watchdog timer will not function.

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# **ABSOLUTE MAXIMUM RATINGS1**, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to $V_{SS}$	-0.5 to +6.5	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

# AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C

			CLOCK FR RANG		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	33	Oscillator frequency Speed versions : 4:5:S (16MHz) I:J:U (33MHz)	0 0	16 33	MHz MHz

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = 2.7V$  to 5.5V,  $V_{SS} = 0V$  (16MHz devices)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			· · · · · · -
			MIN	TYP <sup>1</sup>	MAX	UNIT
M		4.0V < V <sub>CC</sub> < 5.5V	-0.5		0.2V <sub>CC</sub> -0.1	V
VIL	Input low voltage	2.7V <v<sub>CC&lt; 4.0V</v<sub>	-0.5		0.7	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2 <sup>8</sup>	$V_{CC} = 2.7V$ $I_{OL} = 1.6mA^2$			0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	$V_{CC} = 2.7V$ $I_{OL} = 3.2mA^2$			0.4	V
M	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 2.7V I <sub>OH</sub> = -20μA	V <sub>CC</sub> – 0.7			V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -30μA	V <sub>CC</sub> – 0.7			V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	V <sub>CC</sub> = 2.7V I <sub>OH</sub> = -3.2mA	V <sub>CC</sub> – 0.7			V
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4V	-1		-50	μΑ
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0V See note 4			-650	μA
I <sub>LI</sub>	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ
I <sub>CC</sub>	Power supply current (see Figure 36): Active mode @ 16MHz (all except 8XC51RD+) 87C51RD+ Idle mode @ 16MHz Power-down mode or clock stopped (see Figure 40 for conditions)	See note 5 $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$ $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$		3	15 16 4 50 75	mA mA μA μA
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)				15	pF

NOTES:

Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due 2. to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the V<sub>CC</sub>-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

5.

- See Figures 37 through 40 for I<sub>CC</sub> test conditions, and Figure 36 for I<sub>CC</sub> vs Freq. Active mode: I<sub>CC</sub> = (0.9 × FREQ. + 1.1)mA for all devices except 8XC51RD+; 8XC51RD+ I<sub>CC</sub> = (0.9 x Freq +2.1) mA
  - Idle mode:  $I_{CC} = (0.18 \times FREQ. +1.01)mA$

6. This value applies to  $T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$ . For  $T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $I_{TL} = -750\mu$ A. 7. Load capacitance for port 0, ALE, and  $\overrightarrow{PSEN} = 100$ pF, load capacitance for all other outputs = 80pF.

8. Under steady state (non-transient) conditions, IOL must be externally limited as follows:

- Maximum  $I_{OL}$  per port pin: Maximum  $I_{OL}$  per 8-bit port: 15mA (\*NOTE: This is 85°C specification.) 26mA

Maximum total I<sub>OL</sub> for all outputs: 71mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V<sub>OH1</sub>, except when ALE is off then V<sub>OH</sub> is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C, 33MHz devices; 5V ±10%;  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	TEST	LIMITS			
		CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
V <sub>IL</sub>	Input low voltage	4.5V < V <sub>CC</sub> < 5.5V	-0.5		0.2V <sub>CC</sub> -0.1	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 8	V <sub>CC</sub> = 4.5V I <sub>OL</sub> = 1.6mA <sup>2</sup>			0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN 7, 8	V <sub>CC</sub> = 4.5V I <sub>OL</sub> = 3.2mA <sup>2</sup>			0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -30μA	V <sub>CC</sub> – 0.7			V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -3.2mA	V <sub>CC</sub> – 0.7			V
IIL	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4V$	-1		-50	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0V See note 4			-650	μΑ
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ
I <sub>CC</sub>	Power supply current (see Figure 36): Active mode (see Note 5) Idle mode (see Note 5)	See note 5				
	Power-down mode or clock stopped (see Figure 40 for conditions)	$T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$		3	50 75	μΑ μΑ
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)				15	pF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions

3. Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the V<sub>CC</sub>-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

5. See Figures 37 through 40 for I<sub>CC</sub> test conditions and Figure 36 for I<sub>CC</sub> vs Freq.

Active mode: I<sub>CC(MAX)</sub> = (0.9 × FREQ. + 1.1)mA. for all devices except 8XC51RD+; 8XC51RD+ I<sub>CC</sub> = (0.9 × Freq +2.1) mA. Idle mode: I<sub>CC(MAX)</sub> = (0.18 × FREQ. +1.0)mA
 This value applies to T<sub>amb</sub> = 0°C to +70°C. For T<sub>amb</sub> = -40°C to +85°C, I<sub>TL</sub> = -750µA.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: 8.

Maximum IOL per port pin: 15mA (\*NOTE: This is 85°C specification.)

Maximum IOL per 8-bit port: 26mA

Maximum total I<sub>OL</sub> for all outputs: 71mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

ALE is tested to V<sub>OH1</sub>, except when ALE is off then V<sub>OH</sub> is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

## 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = +2.7V$  to +5.5V,  $V_{SS} = 0V^{1, 2, 3}$ 

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	тил Т
1/t <sub>CLCL</sub>	29	Oscillator frequency <sup>5</sup> Speed versions : 4; 5;S			3.5	16	MHz
LHLL	29	ALE pulse width	85		2t <sub>CLCL</sub> -40		ns
AVLL	29	Address valid to ALE low	22		t <sub>CLCL</sub> -40		ns
LLAX	29	Address hold after ALE low	32		t <sub>CLCL</sub> -30		ns
t <sub>LLIV</sub>	29	ALE low to valid instruction in		150		4t <sub>CLCL</sub> -100	ns
LLPL	29	ALE low to PSEN low	32		t <sub>CLCL</sub> -30		ns
t <sub>PLPH</sub>	29	PSEN pulse width	142		3t <sub>CLCL</sub> –45		ns
t <sub>PLIV</sub>	29	PSEN low to valid instruction in		82		3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	29	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	29	Input instruction float after PSEN		37		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub> 5	29	Address to valid instruction in		207		5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	29	PSEN low to address float		10		10	ns
Data Memo	ory						
t <sub>RLRH</sub>	30, 31	RD pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>WLWH</sub>	30, 31	WR pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	30, 31	RD low to valid data in		147		5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	30, 31	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	30, 31	Data float after RD		65		2t <sub>CLCL</sub> -60	ns
t <sub>LLDV</sub>	30, 31	ALE low to valid data in		350		8t <sub>CLCL</sub> -150	ns
t <sub>AVDV</sub>	30, 31	Address to valid data in		397		9t <sub>CLCL</sub> -165	ns
t <sub>LLWL</sub>	30, 31	ALE low to RD or WR low	137	239	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
t <sub>AVWL</sub>	30, 31	Address valid to WR low or RD low	122		4t <sub>CLCL</sub> -130		ns
t <sub>QVWX</sub>	30, 31	Data valid to WR transition	13		t <sub>CLCL</sub> -50		ns
t <sub>WHQX</sub>	30, 31	Data hold after WR	13		t <sub>CLCL</sub> -50		ns
t <sub>QVWH</sub>	31	Data valid to WR high	287		7t <sub>CLCL</sub> -150		ns
t <sub>RLAZ</sub>	30, 31	RD low to address float		0		0	ns
t <sub>WHLH</sub>	30, 31	RD or WR high to ALE high	23	103	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
External C	lock	-				-	
tснсх	33	High time	20		20	t <sub>CLCL</sub> -t <sub>CLCX</sub>	ns
t <sub>CLCX</sub>	33	Low time	20		20	tCLCL-tCHCX	ns
t <sub>CLCH</sub>	33	Rise time		20		20	ns
<sup>t</sup> CHCL	33	Fall time		20		20	ns
Shift Regis	ster						
t <sub>XLXL</sub>	32	Serial port clock cycle time	750		12t <sub>CLCL</sub>		ns
t <sub>QVXH</sub>	32	Output data setup to clock rising edge	492		10t <sub>CLCL</sub> -133		ns
t <sub>XHQX</sub>	32	Output data hold after clock rising edge	8		2t <sub>CLCL</sub> -117		ns
t <sub>XHDX</sub>	32	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	32	Clock rising edge to input data valid		492		10t <sub>CLCL</sub> -133	ns

NOTES:

 Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. See application note AN457 for external memory interface.

5. Parts are guaranteed to operate down to 0Hz.

### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 5V \pm 10\%, V_{SS} = 0V^{1, 2, 3}$ 

			VARIABL	33MHz CLOCK			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	
t <sub>LHLL</sub>	29	ALE pulse width	2t <sub>CLCL</sub> -40		21		ns
t <sub>AVLL</sub>	29	Address valid to ALE low	t <sub>CLCL</sub> -25		5		ns
t <sub>LLAX</sub>	29	Address hold after ALE low	t <sub>CLCL</sub> -25				ns
t <sub>LLIV</sub>	29	ALE low to valid instruction in		4t <sub>CLCL</sub> -65		55	ns
t <sub>LLPL</sub>	29	ALE low to PSEN low	t <sub>CLCL</sub> -25		5		ns
t <sub>PLPH</sub>	29	PSEN pulse width	3t <sub>CLCL</sub> -45		45		ns
t <sub>PLIV</sub>	29	PSEN low to valid instruction in		3t <sub>CLCL</sub> -60		30	ns
t <sub>PXIX</sub>	29	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	29	Input instruction float after PSEN		t <sub>CLCL</sub> -25		5	ns
t <sub>AVIV</sub>	29	Address to valid instruction in		5t <sub>CLCL</sub> -80		70	ns
t <sub>PLAZ</sub>	29	PSEN low to address float		10		10	ns
Data Memor	У	•					
t <sub>RLRH</sub>	30, 31	RD pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>WLWH</sub>	30, 31	WR pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>RLDV</sub>	30, 31	RD low to valid data in		5t <sub>CLCL</sub> –90		60	ns
t <sub>RHDX</sub>	30, 31	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	30, 31	Data float after RD		2t <sub>CLCL</sub> –28		32	ns
t <sub>LLDV</sub>	30, 31	ALE low to valid data in		8t <sub>CLCL</sub> -150		90	ns
t <sub>AVDV</sub>	30, 31	Address to valid data in		9t <sub>CLCL</sub> -165		105	ns
t <sub>LLWL</sub>	30, 31	ALE low to RD or WR low	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	40	140	ns
t <sub>AVWL</sub>	30, 31	Address valid to WR low or RD low	4t <sub>CLCL</sub> -75		45		ns
t <sub>QVWX</sub>	30, 31	Data valid to WR transition	t <sub>CLCL</sub> -30		0		ns
t <sub>WHQX</sub>	30, 31	Data hold after WR	t <sub>CLCL</sub> -25		5		ns
t <sub>QVWH</sub>	31	Data valid to WR high	7t <sub>CLCL</sub> -130		80		ns
t <sub>RLAZ</sub>	30, 31	RD low to address float		0		0	ns
t <sub>WHLH</sub>	30, 31	RD or WR high to ALE high	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	5	55	ns
External Clo	ock	•					
t <sub>CHCX</sub>	33	High time	0.38t <sub>CLCL</sub>	t <sub>CLCL</sub> -t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	33	Low time	0.38t <sub>CLCL</sub>	tCLCL-tCHCX			ns
t <sub>CLCH</sub>	33	Rise time		5			ns
t <sub>CHCL</sub>	33	Fall time		5			ns
Shift Regist	er				-	-	-
t <sub>XLXL</sub>	32	Serial port clock cycle time	12t <sub>CLCL</sub>		360		ns
t <sub>QVXH</sub>	32	Output data setup to clock rising edge	10t <sub>CLCL</sub> -133		167		ns
t <sub>XHQX</sub>	32	Output data hold after clock rising edge	2t <sub>CLCL</sub> -80			1	ns
t <sub>XHDX</sub>	32	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	32	Clock rising edge to input data valid		10t <sub>CLCL</sub> -133		167	ns

NOTES:

 Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. For frequencies equal or less than 16MHz, see 16MHz "AC Electrical Characteristics", page 38.

5. Parts are guaranteed to operate down to 0Hz.

## **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- $\mathsf{C}-\,\mathsf{Clock}$
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float




Figure 29. External Program Memory Read Cycle




Figure 30. External Data Memory Read Cycle




Figure 31. External Data Memory Write Cycle




Figure 32. Shift Register Mode Timing






Figure 33. External Clock Drive

## 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+



### Figure 34. AC Testing Input/Output













Figure 36.  $I_{CC}$  vs. FREQ Valid only within frequency specifications of the device under test














Figure 40. I<sub>CC</sub> Test Condition, Power Down Mode All other pins are disconnected. V<sub>CC</sub> = 2V to 5.5V

## **EPROM CHARACTERISTICS**

All these devices can be programmed by using a modified Improved Quick-Pulse Programming<sup>™</sup> algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 41 and 42. Figure 43 shows the circuit configuration for normal program memory verification.

### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 41. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 41. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 42.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The

address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 43. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### **Reading the Signature Bytes**

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips (031H) = BBH indicates 87C54

=	BBH indicates 87C54
	BDH indicates 87C58
	B1H indicates 87C51FA
	B2H indicates 87C51FB
	B3H indicates 87C51FC
	CAH indicates 87C51RA+
	CBH indicates 87C51RB+
	CCH indicates 87C51RC+
	CDH indicates 87C51RD+

(060H) = NA

### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

## **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

<sup>™</sup>Trademark phrase of Intel Corporation.

## 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

## Table 9. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0
Pgm security bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1

#### NOTES:

1. '0' =Valid low for that pin, '1' =valid high for that pin.

U = Valid low for that pin, T = Valid high for that pin.
 V<sub>PP</sub> = 12.75V ±0.25V.
 V<sub>CC</sub> = 5V±10% during programming and verification.
 \* ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.

## Table 10. Program Security Bits for EPROM Devices

PRO	PROGRAM LOCK BITS <sup>1, 2</sup>		<b>1</b> , 2	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled.

NOTES:

1. P - programmed. U - unprogrammed.

2. Any other combination of the security bits is not defined.




Figure 41. Programming Configuration




Figure 42. PROG Waveform




Figure 43. Program Verification

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+


# EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$  to +27°C,  $V_{CC} = 5V\pm10\%$ ,  $V_{SS} = 0V$  (See Figure 44)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
I <sub>PP</sub>	Programming supply current		50 <sup>1</sup>	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
t <sub>AVQV</sub>	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μs

NOTE:

1. Not tested.



#### NOTES:

FOR PROGRAMMING CONFIGURATION SEE FIGURE 41.

FOR VERIFICATION CONDITIONS SEE FIGURE 43. \*\*

SEE TABLE 9.



## MASK ROM DEVICES

## **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 11) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{EA}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

### Table 11. Program Security Bits

PROGRAM LOCK BITS <sup>1, 2</sup>		BITS <sup>1, 2</sup>	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

1. P - programmed. U - unprogrammed.

2. Any other combination of the security bits is not defined.

## ROM CODE SUBMISSION FOR 8K ROM DEVICES (83C51FA, AND 83C51RA+)

When submitting ROM code for the 8k ROM devices, the following must be specified:

1. 8k byte user ROM data

- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 203FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
2040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	□ Disabled
Security Bit #2:	□ Enabled	□ Disabled
Encryption:	🗆 No	□ Yes If Yes, must send key file.

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

## ROM CODE SUBMISSION FOR 16K ROM DEVICES (80C54, 83C51FB AND 83C51RB+)

When submitting ROM code for the 16K ROM devices, the following must be specified:

- 1. 16k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 403FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	

es If Yes, must send key file.

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# ROM CODE SUBMISSION FOR 32K ROM DEVICES (80C58, 83C51FC, AND 83C51RC+)

When submitting ROM code for the 32K ROM devices, the following must be specified:

- 1. 32k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 803FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	□ Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	

## 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

# ROM CODE SUBMISSION FOR 64K ROM DEVICE (83C51RD+)

When submitting ROM code for the 64K ROM devices, the following must be specified:

- 1. 64k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT	
0000H to FFFFH	DATA	7:0	User ROM Data	
10000H to 1003FH	KEY	7:0	ROM Encryption Key FFH = no encryption	
10040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security	
10040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security	

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2.  $\overline{EA}$  is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.


If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:


Security Bit #1:	□ Enabled	□ Disabled	

Encryption: 🗆 No


□ Yes If Yes, must send







## 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+



No

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	OUTLINE REFERENCES		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015	SC-511-40			<del>-95-01-14</del> 99-12-27

## Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 08-00

Document order number:

9397 750 07405

Let's make things better.





Philips

Semiconductors