# **MM74HC123A Dual Retriggerable Monostable Multivibrator**

# **General Description**

FAIRCHILD

SEMICONDUCTOR

The MM74HC123A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The MM74HC123A can be triggered on the positive transition of the clear while A is held LOW and B is held HIGH.

The MM74HC123A is retriggerable. That is it may be triggered repeatedly while their outputs are generating a pulse and the pulse will be extended.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply:  $PW = (R_{EXT}) (C_{EXT})$ ; where PW is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to  $V_{\mbox{\scriptsize CC}}$  and ground.


# **Features**

- Typical propagation delay: 25 ns
- Wide power supply range: 2V–6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Simple pulse width formula T = RC
- Wide pulse range: 400 ns to ∞ (typ)
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs allow rise and fall times to be as slow as one second


# MM74HC123A Dual Retriggerable Monostable Multivibrator

# **Ordering Code:**

Order Number	Package Number	Package Description				
MM74HC123AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
MM74HC123ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
MM74HC123AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
MM74HC123AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
Devices also available in	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					



© 2001 Fairchild Semiconductor Corporation DS005206 www.fairchildsemi.com



www.fairchildsemi.com

# Absolute Maximum Ratings(Note 1)

# Recommended Operating Conditions

(Note 2)	-
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN)	$-1.5V$ to $V_{CC}{+}1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to V_CC +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
(V <sub>IN</sub> , V <sub>OUT</sub> )			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
(Clear Input)			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation Temperature Derating: Plastic "N" Package: – 12mW/°C from 65°C to 85°C

# DC Electrical Characteristics (Note 4)

Symbol	Devementer	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40$ to 85°C $T_A = -55$ to 125°C		Units
Symbol	Parameter	Conditions	vcc	Тур		Guaranteed Limits		
VIH	Minimum HIGH Level Input		2.0V		1.5	1.5	1.5	V
	Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level Input		2.0V		0.3	0.3	0.3	V
	Voltage		4.5V		0.9	0.9	0.9	V
			6.0V		1.2	1.2	1.2	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						V
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \; \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						V
		$ I_{OUT}  \le 4 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input Current (Pins 7, 15)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.5	±5.0	±5.0	μA
IIN	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
-11N	(all other pins)							<i>p.</i> .
I <sub>CC</sub>	Maximum Quiescent Supply	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA
	Current (standby)	$I_{OUT} = 0 \ \mu A$						
I <sub>CC</sub>	Maximum Active Supply	$V_{IN} = V_{CC}$ or GND	2.0V	36	80	110	130	μΑ
	Current (per	$R/C_{EXT} = 0.5V_{CC}$	4.5V	0.33	1.0	1.3	1.6	mA
	monostable)		6.0V	0.7	2.0	2.6	3.2	mA

Note 4: For a power supply of 5V  $\pm$ 10% the worst-case output voltages (V<sub>OH</sub>, V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>O2</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

# MM74HC123A


# **AC Electrical Characteristics**

Symbol	Parameter	Conditions	Тур	Limit	Units
t <sub>PLH</sub>	Maximum Trigger Propagation Delay		22	33	ns
	A, B or Clear to Q				
t <sub>PHL</sub>	Maximum Trigger Propagation Delay		25	42	ns
	A, B or Clear to Q				
t <sub>PHL</sub>	Maximum Propagation Delay, Clear to Q		20	27	ns
t <sub>PLH</sub>	Maximum Propagation Delay, Clear to $\overline{Q}$		22	33	ns
t <sub>W</sub>	Minimum Pulse Width, A, B or Clear		14	26	ns
t <sub>REM</sub>	Minimum Clear Removal Time			0	ns
t <sub>WQ(MIN)</sub>	Minimum Output Pulse Width	C <sub>EXT</sub> = 28 pF	400		ns
		$R_{EXT} = 2 k\Omega$			
t <sub>WQ</sub>	Output Pulse Width	C <sub>EXT</sub> = 1000 pF	10		μs
		$R_{FXT} = 10 k\Omega$			

# **AC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
		Conditions		Typ Guaranteed Limits			onna	
t <sub>PLH</sub>	Maximum Trigger Propagation		2.0V	77	169	194	210	ns
	Delay, A, B or Clear to Q		4.5V	26	42	51	57	ns
			6.0V	21	32	39	44	ns
t <sub>PHL</sub>	Maximum Trigger Propagation		2.0V	88	197	229	250	ns
	Delay, A, B or Clear to Q		4.5V	29	48	60	67	ns
			6.0V	24	38	46	51	ns
t <sub>PHL</sub>	Maximum Propagation Delay		2.0V	54	114	132	143	ns
	Clear to Q		4.5V	23	34	41	45	ns
			6.0V	19	28	33	36	ns
t <sub>PLH</sub>	Maximum Propagation Delay		2.0V	56	116	135	147	ns
	Clear to Q		4.5V	25	36	42	46	ns
			6.0V	20	29	34	37	ns
t <sub>W</sub>	Minimum Pulse Width		2.0V	57	123	144	157	ns
	A, B, Clear		4.5V	17	30	37	42	ns
			6.0V	12	21	27	30	ns
t <sub>REM</sub>	Minimum Clear		2.0V		0	0	0	ns
	Removal Time		4.5V		0	0	0	ns
			6.0V		0	0	0	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output		2.0V	30	75	95	110	ns
	Rise and Fall Time		4.5V	8	15	19	22	ns
			6.0V	7	13	16	19	ns
t <sub>WQ(MIN)</sub>	Minimum Output	C <sub>EXT</sub> = 28 pF	2.0V	1.5				μs
	Pulse Width	$R_{EXT} = 2 k\Omega$	4.5V	450				ns
		$R_{EXT} = 6 k\Omega (V_{CC} =$	2V) 6.0V	380				ns
t <sub>WQ</sub>	Output Pulse Width	$C_{EXT} = 0.1  \mu F$ N	in 5.0V	1	0.9	0.86	0.85	ms
-		$R_{EXT} = 10 \ k\Omega$ M	<b>x</b> 5.0V	1	1.1	1.14	1.15	ms
CIN	Maximum Input			12	20	20	20	pF
	Capacitance (Pins 7 & 15)							
C <sub>IN</sub>	Maximum Input			6	10	10	10	pF
	Capacitance (other inputs)							
C <sub>PD</sub>	Power Dissipation	(Note 5)		70				pF
. 5	Capacitance			1				

Note 5: C<sub>PD</sub> determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC} 2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .



5

# **Trigger Operation**

As shown in Figure 1 and the logic diagram, before an input trigger occurs, the one shot is in the quiescent state with the Q output LOW, and the timing capacitor C<sub>EXT</sub> completely charged to V<sub>CC</sub>. When the trigger input A goes from  $V_{CC}$  to GND (while inputs B and clear are held to  $V_{CC}$ ) a valid trigger is recognized, which turns on comparator C1 and Nchannel transistor N11. At the same time the output latch is set. With transistor N1 on, the capacitor C<sub>EXT</sub> rapidly discharges toward GND until  $\mathsf{V}_{\mathsf{REF1}}$  is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C<sub>EXT</sub> begins to charge through the timing resistor,  $R_{\text{EXT}}$  toward  $V_{\text{CC}}.$  When the voltage across  $C_{\text{EXT}}$ equals V<sub>REF2</sub>, comparator C2 changes state causing the output latch to reset (Q goes LOW) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from GND to V<sub>CC</sub> (while input A is at GND and input clear is at V<sub>CC</sub>2). The MM74HC123A can also be triggered when clear goes from GND to V<sub>CC</sub> (while A is at GND and B is at V<sub>CC</sub>6).

It should be noted that in the quiescent state  $C_{\rm EXT}$  is fully charged to  $V_{\rm CC}$  causing the current through resistor  $R_{\rm EXT}$  to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the MM74HC123A is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of  $C_{\rm EXT},\ R_{\rm EXT},\ or the duty cycle of the input waveform.$ 

# **Retrigger Operation**

The MM74HC123A is retriggered if a valid trigger occurs 3 followed by another trigger 4 before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at the R/C<sub>EXT</sub> pin has begun to rise from V<sub>REF1</sub>, but has not yet reached V<sub>REF2</sub>, will cause an increase in output pulse width T. When a valid retrigger is initiated 4, the voltage at the R/C<sub>EXT</sub> pin will again drop to V<sub>REF1</sub> before progressing along the RC charging curve toward V<sub>CC</sub>. The Q output will remain HIGH until time T, after the last valid retrigger.

Because the trigger-control circuit flip-flop resets shortly after C<sub>X</sub> has discharged to the reference voltage of the lower reference circuit, the minimum retrigger time,  $t_{rr}$  is a function of internal propagation delays and the discharge time of C<sub>X</sub>:

$$t_{rr} \approx 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256 \, V_{CC}) \, C_X}{[V_{CC} - 0.7]^2}$$

Another removal/retrigger time occurs when a short clear pulse is used. Upon receipt of a clear, the one shot must charge the capacitor up to the upper trip point before the one shot is ready to receive the next trigger. This time is dependent on the capacitor used and is approximately:


$$t_{ff} = 196 + \frac{640}{V_{CC} - 0.7} + \frac{522 + (0.3 V_{CC}) C_X}{(V_{CC} - 0.7)^2} ns$$


Downloaded from Arrow.com.


# Theory of Operation (Continued) Reset Operation


These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to  $V_{CC}$  by turning on transistor Q1 5. When the voltage on the capacitor reaches  $V_{REF2}$ , the reset latch will clear and then be ready to accept another pulse. If the

clear input is held low, any trigger inputs that occur will be inhibited and the Q and  $\overline{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.










9



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

# PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.