

#### Ordering Information<sup>1</sup>

Part Number	Ме	mory	Maximum number of I\O's
	Flash (KB)	SRAM (KB)	
MKV10Z32VLC7	32	8	28
MKV10Z32VFM7	32	8	28
MKV10Z32VLF7	32	8	40
MKV10Z16VLC7	16	8	28
MKV10Z16VFM7	16	8	28
MKV10Z16VLF7	16	8	40

1. To confirm current availability of ordererable part numbers, go to http://www.freescale.com and perform a part number search.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KV10PB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KV10P48M75RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	This document
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KV10Z_1N81H <sup>1</sup>
Package drawing	Package dimensions are provided in package drawings.	QFN 32-pin: 98ASA00473D <sup>1</sup> LQFP 32-pin: 98ASH70029A <sup>1</sup> LQFP 48-pin: 98ASH00962A <sup>1</sup>

1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.






Figure 1. KV10 block diagram



1	Rati	ngs	5
	1.1	Therm	al handling ratings5
	1.2	Moistu	re handling ratings5
	1.3	ESD h	andling ratings5
	1.4	Voltage	e and current operating ratings5
2	Ger	eral	
	2.1	AC ele	ctrical characteristics6
	2.2	Nonsw	itching electrical specifications7
		2.2.1	Voltage and current operating requirements7
		2.2.2	LVD and POR operating requirements8
		2.2.3	Voltage and current operating behaviors9
		2.2.4	Power mode transition operating behaviors9
		2.2.5	Power consumption operating behaviors 10
		2.2.6	EMC radiated emissions operating behaviors16
		2.2.7	Designing with radiated emissions in mind17
		2.2.8	Capacitance attributes17
	2.3	Switch	ing specifications17
		2.3.1	Device clock specifications17
		2.3.2	General switching specifications
	2.4	Therm	al specifications19
		2.4.1	Thermal operating requirements 19
		2.4.2	Thermal attributes19
3	Peri		operating requirements and behaviors20
	3.1	Core n	nodules
		3.1.1	SWD Electricals
	3.2	· ·	n modules21
	3.3		nodules21
		3.3.1	MCG specifications21
		3.3.2	Oscillator electrical specifications23
	3.4		ies and memory interfaces25
		3.4.1	Flash electrical specifications25
	3.5		ty and integrity modules 26
	3.6		
		3.6.1	ADC electrical specifications27

		3.6.2	CMP and 6-bit DAC electrical specifications	31
		3.6.3	12-bit DAC electrical characteristics	33
	3.7	Timers		36
	3.8	Comm	unication interfaces	36
		3.8.1	DSPI switching specifications (limited voltage	
			range)	36
		3.8.2	DSPI switching specifications (full voltage	
			range)	38
		3.8.3	I2C	40
		3.8.4	UART	40
4	Dim	ensions	·	40
	4.1	Obtain	ing package dimensions	40
5	Pino	out		41
	5.1	Signal	Multiplexing and Pin Assignments	41
	5.2	KV10 F	Pinouts	43
6	Ord		ırts	
	6.1	Determ	nining valid orderable parts	46
7	Part		cation	
	7.1		otion	
	7.2		t	
	7.4	Examp	le	47
8	Terr		y and guidelines	
	8.1		on: Operating requirement	
	8.2		on: Operating behavior	
	8.3		on: Attribute	
	8.4		on: Rating	
	8.5		of exceeding a rating	49
	8.6		nship between ratings and operating	
			ments	
	8.7		nes for ratings and operating requirements	
	8.8		on: Typical value	
			Value Conditions	
9	Rev	rision his	story	52



## 1 Ratings

## **1.1 Thermal handling ratings**

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human-body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

## 1.4 Voltage and current operating ratings



Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	—	120	mA
V <sub>IO</sub>	Digital pin input voltage (except open drain pins)	-0.3	VDD + 0.3 <sup>1</sup>	V
	Open drain pins (PTC6 and PTC7)	-0.3	5.5	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

1. Maximum value of  $V_{\text{IO}}$  (except open drain pins) must be 3.8 V.

## 2 General

Electromagnetic compatibility (EMC) performance depends on the environment in which the MCU resides. Board design and layout, circuit topology choices, location, characteristics of external components, and MCU software operation play a significant role in EMC performance.

See the following applications notes available on freescale.com for guidelines on optimizing EMC performance.


- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

## 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.

6





The midpoint is  $V_{IL}$  + ( $V_{IH}$  -  $V_{IL}$ ) / 2

#### Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume:

- 1. output pins
  - have  $C_L=30$  pF loads,
  - are slew rate disabled, and
  - are normal drive strength

## 2.2 Nonswitching electrical specifications

## 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	$0.7 \times V_{DD}$	—	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	_	$0.35 \times V_{DD}$	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$		V	
I <sub>ICIO</sub>	Pin negative DC injection current—single pin • V <sub>IN</sub> < V <sub>SS</sub> –0.3V	-5	_	mA	1

Table continues on the next page...

Kinetis V Series KV10, 32/16 KB Flash, Rev4, 02/2015.

7



Symbol	Description	Min.	Max.	Unit	Notes
I <sub>ICcont</sub>	Contiguous pin DC injection current—regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins • Negative current injection	-25	_	mA	
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	

#### Table 1. Voltage and current operating requirements (continued)

1. All I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{IO\_MIN}$  (=  $V_{SS}$ -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = ( $V_{IO\_MIN} - V_{IN}$ )/ $I_{ICIO}$ .

#### 2.2.2 LVD and POR operating requirements Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
$V_{LVW1H}$	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
$V_{LVW2H}$	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	<ul> <li>Level 3 falling (LVWV=10)</li> </ul>	2.82	2.90	2.98	V	
$V_{LVW4H}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	<ul> <li>Level 3 falling (LVWV=10)</li> </ul>	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising thresholds are falling threshold + hysteresis voltage

Freescale Semiconductor, Inc.



Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad				
	All port pins, except PTC6 and PTC7	V <sub>DD</sub> – 0.5	_	v	
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OH</sub> = -5 mA	V <sub>DD</sub> – 0.5	_	v	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -1.5 \text{ mA}$				
V <sub>OH</sub>	Output high voltage — High drive pad				
	PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6,	V <sub>DD</sub> – 0.5	_	v	
	PTD7 pins	V <sub>DD</sub> – 0.5	_	v	
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OH</sub> = -18 mA				
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -6 \text{ mA}$				
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive pad				
	All port pins	_	0.5	v	
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OL</sub> = 5 mA	_	0.5	v	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 1.5 mA				
V <sub>OL</sub>	Output low voltage — High drive pad				
	PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6,	_	0.5	V	
	PTD7 pins	_	0.5	v	
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OL</sub> = 18 mA				
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 6 \text{ mA}$			V V V V V V V	
I <sub>OLT</sub>	Output low current total for all ports	<u> </u>	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	-	1	μA	
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	—	0.025	μA	1
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	-	41	μA	1
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	—	1	μA	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	2

### 2.2.3 Voltage and current operating behaviors Table 3. Voltage and current operating behaviors

1. Measured at  $V_{DD} = 3.6 V$ 

2. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>



## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 75 MHz
- Bus and flash clock = 25 MHz
- FEI clock mode

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.		_	300	μs	
	<ul> <li>VLLS0 → RUN</li> </ul>	_	106	115	μs	
	• VLLS1 → RUN	_	106	115	μs	
	VLLS3 → RUN		47	53	μs	
	<ul> <li>VLPS → RUN</li> </ul>		4.5	4.8	μs	
	• STOP $\rightarrow$ RUN		4.5	4.8	μs	

#### Table 4. Power mode transition operating behaviors

## 2.2.5 Power consumption operating behaviors

#### NOTE

The maximum values stated in the following table represent characterized results equivalent to the mean plus six times the standard deviation (mean + 6 sigma).

Table 5. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	—	—	5	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					Target IDD
	• at 1.8 V 50 MHz (25 MHz Bus)	_	5	6.3	mA	

Table continues on the next page...





Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 3.0 V 50 MHz (25 MHz Bus)	_	5	6.3	mA	
	• at 1.8 V 75 MHz (25 MHz Bus)	_	6.5	7.8	mA	
	• at 3.0 V 75 MHz (25 MHz Bus)	_	6.5	7.5	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					Target IDD
	• at 1.8 V 50 MHz	_	7.1	8.2	mA	
	• at 3.0 V 50 MHz	_	7.1	8	mA	
	• at 1.8 V 75 MHz	_	9.4	10.9	mA	
	• at 3.0 V 75 MHz	_	9.4	10.6	mA	
DD_WAIT	Wait mode high frequency 75 MHz current at 3.0 V — all peripheral clocks disabled		4	5.2	mA	-
DD_WAIT	Wait mode reduced frequency 50 MHz current at 3.0 V — all peripheral clocks disabled		3.4	4.7	mA	
DD_VLPR	Very-Low-Power Run mode current 4 MHz at 3.0 V — all peripheral clocks disabled		215	437	μΑ	4 MHz CPU speed, 1 MHz bus speed.
DD_VLPR	Very-Low-Power Run mode current 4 MHz at 3.0 V — all peripheral clocks enabled	_	313	570	μA	4 MHz CPU speed, 1 MHz bus speed.
DD_VLPW	Very-Low-Power Wait mode current at 3.0 V — all peripheral clocks disabled	_	149	303	μA	4 MHz CPU speed, 1 MHz bus speed.
DD_VLPW	Very-Low-Power Wait mode current at 3.0 V — all peripheral clocks enabled		244	347	μΑ	4 MHz CPU speed, 1 MHz bus speed.
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V • -40 °C to 25 °C		248	280		-
	• at 50 °C		248	315		
	• at 70 °C		201	315	μA	
	• at 85 °C		307	435		
	• at 105 °C		307	510		
IDD_VLPS	Very-Low-Power Stop mode current at 3.0 V		301	510		
UD_VLPS	<ul> <li>-40 °C to 25 °C</li> </ul>		2.2	4.3		

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 70 °C	—	8.8	24	μA	
	• at 85 °C	_	16.2	59		
	• at 105 °C	—	36.7	82		
I <sub>DD_VLLS3</sub>	Very-Low-Leakage Stop mode 3 current at 3.0 V • -40 °C to 25 °C				μA	_
	• at 50 °C	_	1.3	5.7		
	• at 70 °C	—	1.9	6.1		
	• at 85 °C		3.3	7.4		
	• at 105 °C	_	5.8	11.2		
		_	13	18		
I <sub>DD_VLLS1</sub>	Very-Low-Leakage Stop mode 1 current at 3.0 V				μA	_
	• -40°C to 25°C	_	0.8	3.0		
	• at 50°C		1.2	4.9		
	• at 70°C	_	2.2	7.0		
	• at 85°C	_	4	12.5		
	• at 105°C	_	9.4	29.0		
I <sub>DD_VLLS0</sub>	Very-Low-Leakage Stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) at 3.0 V				μA	_
	• -40 °C to 25 °C		0.279	0.7		
	• at 50 °C		0.638	1.2		
	• at 70 °C	_	1.63	2.5		
	• at 85 °C		3.4	4.5		
	• at 105 °C		8.9	12.0		
I <sub>DD_VLLS0</sub>	Very-Low-Leakage Stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) at 3.0 V • -40 °C to 25 °C				μΑ	2
	• at 50 °C		0.098	0.485		
	• at 70 °C	—	0.448	0.788		
	• at 85 °C	—	1.4	2.29		
	• at 105 °C	_	3.19	4.14		
			8.47	11.8		

 Table 5. Power consumption operating behaviors (continued)

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

2. No brownout



Symbol	Description		٦	Tempera	ature (°C	C)		Un
		-40	25	50	70	85	105	1
I <sub>IREFSTEN4MHz</sub>	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μA
I <sub>IREFSTEN32KHz</sub>	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μ
I <sub>EREFSTEN4MHz</sub>	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	u/
EREFSTEN32KHz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.	440	490	540	560	570	580	
	VLLS1	440	490	540	560	570	580	
	VLLS3	510	560	560	560	610	680	n/
	VLPS	510	560	560	560	610	680	
	STOP							
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μ
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>SPI</sub>	SPI peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	
	MCGIRCLK (4 MHz internal reference clock)	00	66	00	00	00	66	μ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>I2C</sub>	I2C peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source							

Table 6.	Low power mode	e peripheral adders –	<ul> <li>typical value</li> </ul>
----------	----------------	-----------------------	-----------------------------------



Symbol	Description		1	Tempera	ature (°C	<b>;</b> )		Unit
		-40	25	50	70	85	105	
	waiting for RX data at 115200 baud rate. Includes selected clock source power consumption. MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
IFTM	FTM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.							μΑ
	MCGIRCLK (4 MHz internal reference clock)	150	150	150	150	150	150	
	OSCERCLK (4 MHz external crystal)	300	300	300	320	340	350	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at VDD and VDDA by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μA
I <sub>WDOG</sub>	WDOG peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	

#### Table 6. Low power mode peripheral adders — typical value (continued)

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode (except for 75 MHz which is in FEE mode), and BLPE for VLPR mode
- No GPIOs toggled



- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency






Figure 4. VLPR mode current vs. core frequency

#### 2.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	15	dBµV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	17	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	12	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	4	dBµV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	М		2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code.



The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \text{ °C}$ ,  $f_{OSC} = 10 \text{ MHz}$  (crystal),  $f_{SYS} = 75 \text{ MHz}$ ,  $f_{BUS} = 25 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 2.2.8 Capacitance attributes

#### Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	—	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	—	7	pF

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

#### Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mo	de			
f <sub>SYS</sub>	System and core clock	_	48	MHz	
f <sub>BUS</sub>	Bus clock	—	24	MHz	
f <sub>FLASH</sub>	Flash clock	_	24	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz	
	High Speed run n	node			
f <sub>SYS</sub>	System and core clock	_	75	MHz	
f <sub>BUS</sub>	Bus clock	—	25	MHz	
f <sub>FLASH</sub>	Flash clock	—	25	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz	

Table continues on the next page ...



Symbol	Description	Min.	Max.	Unit	Notes
f <sub>FTM</sub>	FTM clock	—	75	MHz	
	VLPR mode		•	•	
f <sub>SYS</sub>	System and core clock	—	4	MHz	
f <sub>BUS</sub>	Bus clock	_	1	MHz	
f <sub>FLASH</sub>	Flash clock	_	1	MHz	
f <sub>LPTMR</sub>	LPTMR clock	—	25	MHz	
f <sub>ERCLK</sub>	External reference clock	—	16	MHz	
f <sub>LPTMR_pin</sub>	LPTMR clock	—	25	MHz	
f <sub>lptmr_ercl</sub>	LPTMR external reference clock	_	16	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz	

 Table 9. Device clock specifications (continued)

### 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	-	ns	2
	GPIO pin interrupt pulse width — Asynchronous path	16	—	ns	2
	Port rise and fall time				3
	Fast slew rate				
	1.71≤ VDD ≤ 2.7 V	—	8	ns	
	2.7 ≤ VDD ≤ 3.6 V	—	7	ns	
	Port rise and fall time				
	Slow slew rate				
	1.71≤ VDD ≤ 2.7 V	_	15	ns	
	2.7 ≤ VDD ≤ 3.6 V	—	25	ns	

1. The greater synchronous and asynchronous timing must be met.

2. This is the shortest pulse that is guaranteed to be recognized.

3. For high drive pins with high drive enabled, load is 75pF; other pins load (low drive) is 25pF.



## 2.4 Thermal specifications

#### 2.4.1 Thermal operating requirements

#### Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

#### NOTE

Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + \theta_{JA} x$  chip power dissipation.

## 2.4.2 Thermal attributes

Table 12. Thermal attributes

Board type	Symbol	Description	48 LQFP	32 LQFP	32 QFN	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	81	85	98	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	57	57	34	°C/W	
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	68	72	82	°C/W	
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	51	50	28	°C/W	
_	R <sub>θJB</sub>	Thermal resistance, junction to board	35	33	14	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	25	25	2.5	°C/W	3
	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	7	7	8	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).

2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.



#### Peripheral operating requirements and behaviors

- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

## 3 Peripheral operating requirements and behaviors

## 3.1 Core modules

#### 3.1.1 SWD Electricals

Table 13. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1		ns
JЗ	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns





Figure 5. Serial wire clock input timing







## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

### 3.3.1 MCG specifications

Table 14.	MCG	specifications
-----------	-----	----------------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal $V_{DD}$ and 25 $^\circ C$	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1

Table continues on the next page...



Symbol	Description		Min.	Тур.	Max.	Unit	Notes
$\Delta f_{dco_t}$		trimmed average DCO output oltage and temperature	—	+0.5/-0.7	±2	%f <sub>dco</sub>	1, 2
$\Delta f_{dco_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f <sub>dco</sub>	1, 2
f <sub>intf_ft</sub>		<sup>b</sup> frequency (fast clock) — t nominal V <sub>DD</sub> and 25 °C	_	4	—	MHz	
∆f <sub>intf_ft</sub>	Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal V <sub>DD</sub> and 25 °C		_	+1/-2	± 3	%f <sub>intf_ft</sub>	2
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal $\rm V_{\rm DD}$ and 25 $^{\circ}\rm C$		3	—	5	MHz	
f <sub>loc_low</sub>	loss of external clock minimum frequency — RANGE = 00		(3/5) x f <sub>ints_t</sub>	—	—	kHz	
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,		(16/5) x f <sub>ints_t</sub>	—	—	kHz	
	1	FL					
f <sub>fll_ref</sub>	FLL reference free	quency range	31.25	—	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00, DMX32 = 0)	20	20.97	25	MHz	3, 4
		640 × f <sub>fll_ref</sub>					
		Mid range (DRS = 01, DMX32 = 0)	40	41.94	48	MHz	
		$1280 \times f_{fll\_ref}$					
		Mid range (DRS = 10, DMX32 = 0)	60	62.915	75	MHz	
		1920 x f <sub>fll_ref</sub>					
f <sub>dco_t_DMX3</sub>	DCO output frequency	Low range (DRS = 00, DMX32 = 1)	_	23.99	—	MHz	5
		$732 \times f_{fll\_ref}$					
		Mid range (DRS = 01, DMX32 = 1)	_	47.97	_	MHz	
		$1464 \times f_{fll\_ref}$					
		Mid range (DRS = 10, DMX32 = 1)	-	71.991	-	MHz	
		$2197 \times f_{fll_{ref}}$					
J <sub>cyc_fll</sub>	FLL period jitter		_	180	_	ps	7
	• f <sub>VCO</sub> = 75 M	IHz					
t <sub>fll_acquire</sub>	FLL target freque	ncy acquisition time	_		1	ms	8

#### Table 14. MCG specifications (continued)

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).

2. The deviation is relative to the factory trimmed frequency at nominal V<sub>DD</sub> and 25 °C, f<sub>ints\_ft</sub>.

3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.

22



- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or there is a change from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 Oscillator electrical specifications

#### 3.3.2.1 Oscillator DC electrical specifications Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	—	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz		1.5	_	mA	
IDDOSC	Supply current — high gain mode (HGO=1)					1
	• 4 MHz	_	500	_	μA	
	• 8 MHz	_	600	_	μA	
	• 16 MHz	—	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
Cy	XTAL load capacitance	_		—		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	—		_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	1
	Feedback resistor — high-frequency, low- power mode (HGO=0)	—	—	—	MΩ	1
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	MΩ	1

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	—	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200		kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	_		kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

 Table 15.
 Oscillator DC electrical specifications (continued)

1. V<sub>DD</sub>=3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3.  $C_x, C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.

- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

#### 3.3.2.2 Oscillator frequency specifications Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	

Table continues on the next page...

24



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	—	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250		ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

Table 16.	Oscillator free	quency s	pecifications (	continued)	
-----------	-----------------	----------	-----------------	------------	--

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

#### 3.4 Memories and memory interfaces

#### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	I Description		Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	—	7.5	18	μs	—
t <sub>hversscr</sub>	Sector Erase high-voltage time	—	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	—	52	452	ms	1

 Table 17.
 NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.



			• ·			·
Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>pgmchk</sub>	Program Check execution time	_	—	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	—	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	—	65	145	μs	—
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	—		ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	—	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_			ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	—	—	30	μs	1

#### 3.4.1.2 Flash timing specifications — commands Table 18. Flash command timing specifications

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

#### 3.4.1.3 Flash high voltage current behaviors Table 19. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation		1.5	4.0	mA

#### 3.4.1.4 Reliability specifications Table 20. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K		cycles	2

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>i</sub>  $\leq$  125 °C.



## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

## 3.6.1 ADC electrical specifications

#### 3.6.1.1 16-bit ADC operating conditions Table 21. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
C <sub>ADIN</sub> Input capacitance	16-bit mode	—	8	10	pF		
	<ul> <li>8-bit / 10-bit / 12-bit modes</li> </ul>	_	4	5			
R <sub>ADIN</sub>	Input resistance			2	5	kΩ	
R <sub>AS</sub>	Analog source	13-bit / 12-bit modes					3
	resistance	f <sub>ADCK</sub> < 4 MHz	—	—	5	kΩ	
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0		24.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0		12.0	MHz	4
C <sub>rate</sub>	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging	20.000	—	1200	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

# NP

#### **ADC electrical specifications**

- 1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</li>
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 7. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Table 22.	16-bit ADC	characteristics	$(V_{REFH} =$	V <sub>DDA</sub> ,	$V_{\text{REFL}} = V$	V <sub>SSA</sub> )
-----------	------------	-----------------	---------------	--------------------	-----------------------	--------------------

Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC =	1.2	2.4	3.9		t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>
	asynchronous clock source		2.4	4.0	6.1	MHz	I I ADACK
		• ADLPC = 1, ADHSC = 1	3.0	5.2	7.3	MHz	
f <sub>adack</sub>		<ul> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC =</li> </ul>	4.4	6.2	9.5	MHz MHz	
	Sample Time	See Reference Manual chapte	r for sample	times			

Table continues on the next page ...

Freescale Semiconductor, Inc.

28

Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	<ul> <li>&lt;12-bit modes</li> </ul>	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	-	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		<ul> <li>&lt;12-bit modes</li> </ul>	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		<ul> <li>&lt;12-bit modes</li> </ul>	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<ul> <li>&lt;12-bit modes</li> </ul>	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization	16-bit modes	_	-1 to 0	—	LSB <sup>4</sup>	
	error	<ul> <li>≤13-bit modes</li> </ul>	_	_	±0.5		
ENOB	Effective number	16-bit differential mode					6
	of bits	• Avg = 32	12.8	14.5		bits	
		• Avg = 4	11.9	13.8		bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.7	_	bits	
		• Avg = 4	11.4	13.1	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic distortion	16-bit differential mode					7
		• Avg = 32	_	-97		dB	
		16-bit single-ended mode		-91		dB	
		• Avg = 32		-51		άÐ	
SFDR	Spurious free	16-bit differential mode					7
	dynamic range	• Avg = 32	82	100		dB	
		16-bit single-ended mode	78	92		dB	
		• Avg = 32	10	92		UD	
E <sub>IL</sub>	Input leakage error			I <sub>In</sub> × R <sub>AS</sub>	-	mV	I <sub>In</sub> = leakage current
							(refer to the MCU voltage

Table 22. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Table continues on the next page...



Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
							and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

#### Table 22. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{\text{REFH}} = V_{\text{DDA}}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

100Hz, 90% FS Sine Input 15.00 14.70 14.40 14.10 13.80 ENOB 13.50 13.20 12.90 12.60 Hardware Averaging Disabled Averaging of 4 samples 12.30 Averaging of 8 samples Averaging of 32 samples 12.00 2 3 4 6 8 9 10 5 7 11 12 1 ADC Clock Frequency (MHz)

Typical ADC 16-bit Differential ENOB vs ADC Clock








Figure 9. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

#### 3.6.2 CMP and 6-bit DAC electrical specifications Table 23. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN = 1, PMODE = 1)	—	—	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN = 1, PMODE = 0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub>	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage			20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5			V
V <sub>CMPOI</sub>	Output low			0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	35	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	100	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs

Table continues on the next page ...



Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	—	7	—	μA
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3		0.3	LSB

#### Table 23. Comparator and 6-bit DAC electrical specifications (continued)

1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7 V$ .

2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to

DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3.  $1 \text{ LSB} = V_{\text{reference}}/64$ 




Figure 10. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 V$ , PMODE = 0)






Figure 11. Typical hysteresis vs. Vin level (V<sub>DD</sub> = 3.3 V, PMODE = 1)

## 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements Table 24. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
CL	Output load capacitance	_	100	pF	2
١L	Output load current	_	1	mA	

1. The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}$ 

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

#### 3.6.3.2 12-bit DAC operating behaviors Table 25. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	—	—	150	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	—	_	700	μΑ	
	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	μs	1

Table continues on the next page ...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode		15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08)—high-speed mode	_	1	—	μs	1
	—low-power mode		—	5	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000		—	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	—	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode		—	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V		—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	—	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 \text{ V}$	60	—	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage		3.7	_	μV/C	6
$T_{GE}$	Temperature coefficient gain error	_	0.000421	—	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	—	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	<ul> <li>High power (SP<sub>HP</sub>)</li> </ul>	1.2	1.7	_		
	• Low power (SP <sub>LP</sub> )	0.05	0.12	—		
BW	3dB bandwidth				kHz	
	• High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

Table 25.	12-bit DAC operating behaviors (continued)
-----------	--------------------------------------------

1. Settling within ±1 LSB

2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV

3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV with  $V_{DDA}$  > 2.4 V 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  - 100 mV

6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device






Figure 12. Typical INL error vs. digital code



#### **ADC electrical specifications**




Figure 13. Offset at half scale vs. temperature

## 3.7 Timers

See General switching specifications.

## 3.8 Communication interfaces



### 3.8.1 DSPI switching specifications (limited voltage range)


The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

		• •	•	• •	
Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	—	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) – 2	(t <sub>SCK</sub> /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) – 2	—	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 2	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

Table 26.	Master mode DSPI timing (limited voltage range	)
-----------	------------------------------------------------	---

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



#### Figure 14. DSPI classic SPI timing — master mode

#### Table 27. Slave mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz

Table continues on the next page ...



Num	Description	Min.	Max.	Unit
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	—	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) – 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	21	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	15	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	15	ns

 Table 27.
 Slave mode DSPI timing (limited voltage range) (continued)




Figure 15. DSPI classic SPI timing — slave mode

#### 3.8.2 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	—	12.5	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	

 Table 28. Master mode DSPI timing (full voltage range)

Table continues on the next page...

Freescale Semiconductor, Inc.

38




Num	Description	Min.	Max.	Unit	Notes
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) – 4	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	—	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8		ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24		ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

#### Table 28. Master mode DSPI timing (full voltage range) (continued)

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



#### Figure 16. DSPI classic SPI timing — master mode

#### Table 29. Slave mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	27.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.5	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	22	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	22	ns

Kinetis V Series KV10, 32/16 KB Flash, Rev4, 02/2015.






Figure 17. DSPI classic SPI timing — slave mode

### 3.8.3 I<sup>2</sup>C

See General switching specifications.

#### 3.8.4 UART

See General switching specifications.

## 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00473D
32-pin LQFP	98ASH70029A
48-pin LQFP	98ASH00962A



## 5 Pinout

## 5.1 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

• PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, PTD7 are high current pins.

48 LQFP	32 QFN	32 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	1	VDD	VDD	VDD							
2	2	2	VSS	VSS	VSS							
3	3	3	PTE16	ADC0_SE1/ ADC0_DP1/ ADC1_SE0	ADC0_SE1/ ADC0_DP1/ ADC1_SE0	PTE16	SPI0_PCS0/ SS_b	UART1_TX	FTM_CLKIN0		FTM0_FLT3	
4	4	4	PTE17	ADC0_SE5/ ADC0_DM1/ ADC1_SE5	ADC0_SE5/ ADC0_DM1/ ADC1_SE5	PTE17	SPI0_SCK	UART1_RX	FTM_CLKIN1		LPTMR0_ ALT3	
5	5	5	PTE18	ADC0_SE6/ ADC1_SE1/ ADC1_DP1	ADC0_SE6/ ADC1_SE1/ ADC1_DP1	PTE18	SPI0_SOUT	UART1_ CTS_b	I2C0_SDA		SPI0_SIN	
6	6	6	PTE19	ADC0_SE7/ ADC1_SE7/ ADC1_DM1	ADC0_SE7/ ADC1_SE7/ ADC1_DM1	PTE19	SPI0_SIN	UART1_ RTS_b	I2C0_SCL		SPI0_SOUT	
7	_	_	PTE20	ADC0_SE0/ ADC0_DP0	ADC0_SE0/ ADC0_DP0	PTE20		FTM1_CH0	UART0_TX			
8	_	_	PTE21	ADC0_SE4/ ADC0_DM0	ADC0_SE4/ ADC0_DM0	PTE21		FTM1_CH1	UART0_RX			
9	7	7	VDDA	VDDA	VDDA							
10	7	7	VREFH	VREFH	VREFH							
11	8	8	VREFL	VREFL	VREFL							
12	8	8	VSSA	VSSA	VSSA							
13	-	-	PTE29	CMP1_IN5/ CMP0_IN5	CMP1_IN5/ CMP0_IN5	PTE29		FTM0_CH2		FTM_CLKIN0		
14	9	9	PTE30	ADC1_SE4/ CMP0_IN4/ CMP1_IN4/ DAC0_OUT	ADC1_SE4/ CMP0_IN4/ CMP1_IN4/ DAC0_OUT	PTE30		FTM0_CH3		FTM_CLKIN1		

• PTC6 and PTC7 have open drain outputs

Kinetis V Series KV10, 32/16 KB Flash, Rev4, 02/2015.



#### Pinout

48 LQFP	32 QFN	32 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
15	10	10	PTE24	DISABLED		PTE24		FTM0_CH0		I2C0_SCL	EWM_OUT_b	
16	11	11	PTE25	DISABLED		PTE25		FTM0_CH1		I2C0_SDA	EWM_IN	
17	12	12	PTA0	SWD_CLK		PTA0	UART0_ CTS_b	FTM0_CH5				SWD_CLK
18	13	13	PTA1	DISABLED		PTA1	UART0_RX	FTM2_CH0	CMP0_OUT	FTM2_QD_ PHA	FTM1_CH1	
19	14	14	PTA2	DISABLED		PTA2	UART0_TX	FTM2_CH1	CMP1_OUT	FTM2_QD_ PHB	FTM1_CH0	
20	15	15	PTA3	SWD_DIO		PTA3	UART0_ RTS_b	FTM0_CH0	FTM2_FLT0	EWM_OUT_b		SWD_DIO
21	16	16	PTA4	NMI_b		PTA4/ LLWU_P3		FTM0_CH1		FTM0_FLT3		NMI_b
22	_	_	VDD	VDD	VDD							
23	_	_	VSS	VSS	VSS							
24	17	17	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0			
25	18	18	PTA19	XTAL0	XTAL0	PTA19	FTM0_FLT0	FTM1_FLT0	FTM_CLKIN1		LPTMR0_ ALT1	
26	19	19	PTA20	RESET_b		PTA20						RESET_b
27	20	20	PTB0	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_ PHA	UART0_RX
28	21	21	PTB1	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1	FTM0_FLT2	EWM_IN	FTM1_QD_ PHB	UART0_TX
29	_	-	PTB2	ADC0_SE10/ ADC1_SE10/ ADC1_DM2	ADC0_SE10/ ADC1_SE10/ ADC1_DM2	PTB2	12C0_SCL	UARTO_ RTS_b	FTM0_FLT1		FTM0_FLT3	
30	_	-	PTB3	ADC1_SE2/ ADC1_DP2	ADC1_SE2/ ADC1_DP2	PTB3	I2C0_SDA	UART0_ CTS_b			FTM0_FLT0	
31	_	-	PTB16	DISABLED		PTB16		UART0_RX	FTM_CLKIN2		EWM_IN	
32	_	-	PTB17	DISABLED		PTB17		UART0_TX	FTM_CLKIN1		EWM_OUT_b	
33	-	-	PTC0	ADC1_SE11	ADC1_SE11	PTC0	SPI0_PCS4	PDB0_ EXTRG		CMP0_OUT	FTM0_FLT0	SPI0_PCS0/ SS_b
34	22	22	PTC1	ADC1_SE3	ADC1_SE3	PTC1/ LLWU_P6	SPI0_PCS3	UART1_ RTS_b	FTM0_CH0	FTM2_CH0		
35	23	23	PTC2	ADC0_SE11/ CMP1_IN0	ADC0_SE11/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_ CTS_b	FTM0_CH1	FTM2_CH1		
36	24	24	PTC3	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT		
37	25	25	PTC4	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0/ SS_b	UART1_TX	FTM0_CH3		CMP1_OUT	
38	26	26	PTC5	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2			CMP0_OUT	FTM0_CH2
39	27	27	PTC6	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_ EXTRG		UART0_RX		I2C0_SCL
40	28	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN			UART0_TX		I2C0_SDA



48 LQFP	32 QFN	32 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
41	-	-	PTD0	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0/ SS_b	UART0_ CTS_b	FTM0_CH0	UART1_RX		
42	-	-	PTD1	ADC0_SE2	ADC0_SE2	PTD1	SPI0_SCK	UART0_ RTS_b	FTM0_CH1	UART1_TX		
43	-	-	PTD2	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART0_RX	FTM0_CH2			I2C0_SCL
44	_	_	PTD3	DISABLED		PTD3	SPI0_SIN	UART0_TX	FTM0_CH3			I2C0_SDA
45	29	29	PTD4	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UART0_ RTS_b	FTM0_CH4	FTM2_CH0	EWM_IN	
46	30	30	PTD5	ADC0_SE3	ADC0_SE3	PTD5	SPI0_PCS2	UART0_ CTS_b	FTM0_CH5	FTM2_CH1	EWM_OUT_b	
47	31	31	PTD6	ADC1_SE6	ADC1_SE6	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH0	FTM1_CH0	FTM0_FLT0	
48	32	32	PTD7	DISABLED		PTD7		UART0_TX	FTM0_CH1	FTM1_CH1	FTM0_FLT1	

## 5.2 KV10 Pinouts

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.






Figure 18. 48 LQFP Pinout Diagram






Figure 19. 32 QFN Pinout Diagram

Kinetis V Series KV10, 32/16 KB Flash, Rev4, 02/2015.






Figure 20. 32 LQFP Pinout Diagram

## 6 Ordering parts

## 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the MKV10 device numbers.

# 7 Part identification

46

Freescale Semiconductor, Inc.



#### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 7.2 Format

Part numbers for this device have the following format:

Q KV## A FFF R T PP CC N

## 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KV##	Kinetis family	• KV10
М	Key attribute	• Z = M0+ core
FFF	Program flash memory size	• 32 = 32 KB
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>FK = 24 QFN (4 mm x 4 mm)</li> <li>LC = 32 LQFP (7 mm x 7 mm)</li> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>FT = 48 QFN (10 mm x 10 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> </ul>
CCC	Maximum CPU frequency (MHz)	• 7 = 75 MHz
Ν	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

# 7.4 Example

This is an example part number:

Kinetis V Series KV10, 32/16 KB Flash, Rev4, 02/2015.



MKV10Z32VLF7

# 8 Terminology and guidelines

## 8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 8.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## 8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

## 8.2.1 Example

This is an example of an operating behavior:

Symbol	Symbol Description		Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ



### 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

#### 8.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V




Terminology and guidelines

#### Result of exceeding a rating 8.5



#### **Relationship between ratings and operating requirements** 8.6




#### Guidelines for ratings and operating requirements 8.7

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

50





## 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

## 8.8.1 Example 1

This is an example of an operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

## 8.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



**Revision history** 



## 8.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	Э°
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

# 9 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
3	02/2014	Initial public release
4	02/2015	<ul> <li>Updated the section "Power consumption operating behaviors"</li> <li>Added a note below the "Thermal operating requirements" table.</li> </ul>

Table 30. Revision history



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2015 Freescale Semiconductor, Inc.

Document Number KV10P48M75 Revision 4, 02/2015



