## **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +6V
SHDN, MAXV, MAXIP, MAXIN,	
CTLI to GND	0.3V to +6V
COMP, FREQ, OS1, OS2, CS, REF,	
ITEC to GND	0.3V to (V <sub>DD</sub> + 0.3V)
PVDD1, PVDD2 to GND	0.3V to (V <sub>DD</sub> + 0.3V)
PVDD1, PVDD2 to V <sub>DD</sub>	
PGND1, PGND2 to GND	0.3V to +0.3V
COMP, REF, ITEC short to GND	Indefinite
LX Current (Note 1)	±2.25A LX Current
Continuous Power Dissipation ( $T_A = -$	+70°C)

6 x 6 UCSP (derate 22mW/°C above +70°C)1.75W
20-Pin 5mm x 5mm x 0.9mm TQFN (derate 20.8mW/°C
above +70°C) (Note 2)1.67W
36-Bump WLP (derate 22mW/°C above +70°C)1.75W
Operating Temperature Range40°C to +85°C
Maximum Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)
Lead(Pb)-Free (TQFN, WLP)+260°C
Containing Lead (UCSP)+240°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

36 WLP

Note 1: LX has internal clamp diodes to PGND and PVDD. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

Note 2: Solders underside metal slug to PCB ground plane.

## PACKAGE THERMAL CHARACTERISTICS (Note 3)

20 TQFN	
Junction-to-Ambient Thermal Resistance $(\theta_{JA})$	30°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	2°C/W
6x6 UCSP	
Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )	.65.5°C/W
Junction-to-Case Thermal Resistance (0JC)	0°C/W

/N / X | /N

Note 3: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = V_{PVDD1} = V_{PVDD2} = V_{SHDN} = 5V$ , 1MHz mode (Note 4). PGND1 = PGND2 = GND, CTLI = MAXV = MAXIP = MAXIN = REF, TA = 0°C to +85°C, unless otherwise noted. Typical values at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS			ТҮР	MAX	UNITS
Input Supply Range	V <sub>DD</sub>			3.0		5.5	V
Maximum TEC Current				±1.5			А
Reference Voltage	V <sub>REF</sub>	$V_{DD} = 3V \text{ to } 5.5^{\circ}$	V, I <sub>REF</sub> = 150µA	1.485	1.500	1.515	V
Reference Load Regulation	$\Delta V_{REF}$	$V_{DD} = 3V$ to 5V,	$I_{REF} = 10 \mu A$ to 1mA		1.2	5.0	mV
			$V_{MAXI} = V_{REF}$	140	150	160	
MAXIP/MAXIN Threshold		$V_{DD} = 5V$	$V_{MAXI} = V_{REF}/3$	40	50	60	
Accuracy			$V_{MAXI} = V_{REF}$	143	150	155	mV
		$V_{DD} = 3V$	$V_{MAXI} = V_{REF}/3$	45	50	55	]
	Destaura	$V_{DD} = 5V, I = 0.2A$			0.09	0.14	
nFET On-Resistance	R <sub>DS</sub> (ON-N)	V <sub>DD</sub> = 3V, I = 0.2A			0.11	0.16	Ω
	Descenter	V <sub>DD</sub> = 5V, I = 0.2A			0.14	0.23	
pFET On-Resistance	RDS(ON-P)	V <sub>DD</sub> = 3V, I = 0.2A			0.17	0.30	Ω
		$V_{LX} = V_{DD} = 5V, T_A = +25^{\circ}C$			0.03	4.00	
nFET Leakage	LEAK(N)	$V_{LX} = V_{DD} = 5V T_A = +85^{\circ}C$			0.3		μA
		$V_{LX} = 0V, T_A = +25^{\circ}C$			0.03	4.00	
pFET Leakage	ILEAK(P)	$V_{LX} = 0V, T_A = +85^{\circ}C$			0.3		μA

Downloaded from Arrow.com.

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{PVDD1} = V_{PVDD2} = V_{SHDN} = 5V$ , 1MHz mode (Note 4). PGND1 = PGND2 = GND, CTLI = MAXV = MAXIP = MAXIN = REF, TA = 0°C to +85°C, unless otherwise noted. Typical values at TA = +25°C.)

PARAMETER	SYMBOL	SYMBOL CONDITIONS			ТҮР	MAX	UNITS
		VCOMP = VREF =	500kHz mode		11	14	
		$1.500V, V_{DD} = 5V$	1MHz mode		16	21	
No-Load Supply Current	LOAD)	VCOMP = VREF =	500kHz mode		8	11	mA
		$1.500V, V_{DD} = 3.3V$	1MHz mode		11	14	
Shutdown Supply Current	IDD-SD	SHDN = GND, V <sub>DD</sub> =	= 5V, (Note 5)		2	3	mA
Thermal Shutdown	TSHUTDOWN	Hysteresis = 15°C			+165		°C
		V <sub>DD</sub> rising		2.50	2.65	2.80	
UVLO Threshold	VUVLO	V <sub>DD</sub> falling		2.40	2.55	2.70	V
		MAX8521, FREQ = V	DD, VDD = 3V to 5V	0.8	1.0	1.2	
		MAX8521, FREQ = 0	GND, V <sub>DD</sub> = 3V to 5V	0.4	0.5	0.6	
Internal Oscillator Switching		MAX8520, R <sub>EXT</sub> = 60	$0 k\Omega, V_{DD} = 5 V$	0.8	1.0	1.2	
Frequency	fsw-int	MAX8520, R <sub>EXT</sub> = 60	$0k\Omega, V_{DD} = 3V$	0.76	0.93	1.10	MHz
		MAX8520, R <sub>EXT</sub> = 15	$50k\Omega$ , V <sub>DD</sub> = 5V	0.4	0.5	0.6	
		MAX8520, R <sub>EXT</sub> = 15	0.36	0.46	0.56		
External Sync Frequency Range		25% < duty cycle <	75% (MAX8521 only)	0.7		1.2	MHz
LX_ Duty Cycle		(Note 6)		0		100	%
OS1, OS2, CS Input Current	I <sub>OS1</sub> , I <sub>OS2</sub> , I <sub>CS</sub>	OV or V <sub>DD</sub>		-100		+100	μA
SHDN, FREQ Input Current	I <u>SHDN</u> , I <sub>FREQ</sub>	0V or V <sub>DD</sub> , FREQ applicable for the MAX8521 only		-5		+5	μA
SHDN, FREQ Input Low Voltage	VIL	V <sub>DD</sub> = 3V to 5.5V, FF MAX8521 only	EQ applicable for the			V <sub>DD</sub> x 0.25	V
SHDN, FREQ Input High Voltage	VIH	V <sub>DD</sub> = 3V to 5.5V, FF MAX8521 only	REQ applicable for the	V <sub>DD</sub> x 0.75			V
		$V_{MAXV} = V_{REF} \times 0.67$ , $V_{OS1}$ to $V_{OS2} = \pm 4V$ , $V_{DD} = 5V$		-2		+2	%
MAXV Threshold Accuracy		$V_{MAXV} = V_{REF} \times 0.33$ $V_{DD} = 3V$	$3, V_{OS1}$ to $V_{OS2} = \pm 2V$ ,	-3		+3	%
MAXV, MAXI_ Input Bias Current	I <sub>MAXV-BIAS</sub> , I <sub>MAXI</sub> BIAS	V <sub>MAXV</sub> = V <sub>MAXI</sub> = 0.1V or 1.5V		-0.1		+0.1	μA
CTLI Gain	Actli	V <sub>CTLI</sub> = 0.5V to 2.5V (Note 7)		9.5	10.0	10.5	V/V
CTLI Input Resistance	RCTLI	$1M\Omega$ terminated at REF		0.5	1.0	2.0	MΩ
Error-Amp Transconductance	9m			50	100	160	μS
V <sub>ITEC</sub> Accuracy		$V_{OS1}$ to $V_{CS} = \pm 100r$ $V_{OS1} = V_{DD}/2$	nV	-10		+10	%

## **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = V_{PVDD1} = V_{PVDD2} = V_{SHDN} = 5V$ , 1MHz mode (Note 4). PGND1 = PGND2 = GND, CTLI = MAXV = MAXIP = MAXIN = REF, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.) (Note 8)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	MAX	UNITS	
Input Supply Range	V <sub>DD</sub>			3.0	5.5	V	
Maximum TEC Current				±1.5		А	
Reference Voltage	VREF	$V_{DD} = 3V$ to 5.5V, $I_{REF} = 150\mu A$		1.480	1.515	V	
Reference Load Regulation	$\Delta V_{REF}$	$V_{DD} = 3V$ to 5V, I <sub>REF</sub>	= 10µA to 1mA		5	mV	
			$V_{MAXI} = V_{REF}$	140	160		
MAXIP/MAXIN Threshold		$V_{DD} = 5V$	$V_{MAXI} = V_{REF}/3$	40	60	1	
Accuracy			V <sub>MAXI</sub> = V <sub>REF</sub>	143	155	mV	
		$V_{DD} = 3V$	$V_{MAXI} = V_{REF}/3$	45	55		
		V <sub>DD</sub> = 5V, I = 0.2A			0.14		
nFET On-Resistance	RDS(ON-N)	V <sub>DD</sub> = 3V, I = 0.2A			0.16	Ω	
		V <sub>DD</sub> = 5V, I = 0.2A			0.23	-	
pFET On-Resistance	RDS(ON-P)	V <sub>DD</sub> = 3V, I = 0.2A			0.30	Ω	
		VCOMP = VREF =	500kHz mode		14	1	
No Load Supply Current	IDD(NO LOAD)	1.500V, V <sub>DD</sub> = 5V	1MHz mode		21	mA	
		V <sub>COMP</sub> = V <sub>REF</sub> =	500kHz mode		11		
		$1.500V, V_{DD} = 3.3V$	1MHz mode		14		
Shutdown Supply Current	IDD-SD	$\overline{\text{SHDN}}$ = GND, V <sub>DD</sub> =	= 5V (Note 5)		3	mA	
UVLO Threshold	V <sub>UVLO</sub>	V <sub>DD</sub> Rising		2.50	2.80	V	
OVEO Miesnold		V <sub>DD</sub> Falling		2.40	2.70		
		MAX8521, FREQ = $V_{DD}$ , $V_{DD}$ = 3V to 5V		0.8	1.2	MHz	
		MAX8521, FREQ = GND, V <sub>DD</sub> = 3V to 5V		0.4	0.6		
Internal Oscillator Switching	£.	MAX8520, $R_{EXT} = 60k\Omega$ , $V_{DD} = 5V$		0.8	1.2		
Frequency	fsw-int	MAX8520, $R_{EXT} = 60k\Omega$ , $V_{DD} = 3V$		0.76	1.10		
		MAX8520, $R_{EXT} = 150k\Omega$ , $V_{DD} = 5V$		0.4	0.6		
		MAX8520, R <sub>EXT</sub> = 150kΩ, V <sub>DD</sub> = 3V		0.36	0.56		
External Sync Frequency Range		25% < duty cycle < 7	75% (MAX8521 only)	0.7	1.2	MHz	
LX_ Duty Cycle		Note 6		0	100	%	
OS1, OS2, CS Input Current	I <sub>OS1</sub> , I <sub>OS2</sub> , I <sub>CS</sub>	OV or V <sub>DD</sub>			+100	μA	
SHDN, FREQ Input Current	I <u>SHDN</u> , I <sub>FREQ</sub>	0V or V <sub>DD</sub> , FREQ applicable for the MAX8521 only		-5	+5	μA	
SHDN, FREQ Input Low Voltage	VIL	$V_{DD} = 3V$ to 5.5V, FR MAX8521 only	EQ applicable for the		V <sub>DD</sub> x 0.25	V	
SHDN, FREQ Input High Voltage	VIH	$V_{DD} = 3V$ to 5.5V, FR MAX8521 only	EQ applicable for the	V <sub>DD</sub> x 0.75		V	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{PVDD1} = V_{PVDD2} = V_{SHDN} = 5V$ , 1MHz mode (Note 4). PGND1 = PGND2 = GND, CTLI = MAXV = MAXIP = MAXIN = REF, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.) (Note 8)

PARAMETER	SYMBOL	CONDITIONS	MIN	МАХ	UNITS
MAXV Threshold Accuracy		$V_{MAXV} = V_{REF} \times 0.67$ , $V_{OS1}$ to $V_{OS2} = \pm 4V$ , $V_{DD} = 5V$	-2	+2	%
		$V_{MAXV} = V_{REF} \times 0.33$ , $V_{OS1}$ to $V_{OS2} = \pm 2V$ , $V_{DD} = 3V$	-3	+3	%
MAXV, MAXI_ Input Bias Current	I <sub>MAXV-</sub> BIAS, I <sub>MAXI</sub> BIAS	$V_{MAXV} = V_{MAXI} = 0.1V \text{ or } 1.5V$	-0.1	+0.1	μA
CTLI Gain	Actli	V <sub>CTLI</sub> = 0.5V to 2.5V (Note 7)	9.5	10.5	V/V
CTLI Input Resistance	RCTLI	$1M\Omega$ terminated at REF	0.5	2.0	MΩ
Error-Amp Transconductance	Яm		50	160	μS
VITEC Accuracy		$V_{OS1}$ to $V_{CS} = \pm 100$ mV $V_{OS1} = V_{DD}/2$	-10	+10	%

Note 4: Enter 1MHz mode by connecting a  $60k\Omega$  resistor from FREQ to ground for the MAX8520, and connecting FREQ to V<sub>DD</sub> for the MAX8521.

Note 5: Includes power FET leakage.

Note 6: Duty-cycle specification is guaranteed by design and not production tested.


Note 7: CTLI Gain is defined as:

$$A_{\text{CTLI}} = \frac{\Delta V_{\text{CTLI}}}{\Delta (V_{\text{OS1}} - V_{\text{CS}})}$$


Note 8: Specifications to -40°C are guaranteed by design and not production tested.

\_Typical Operating Characteristics

(V<sub>DD</sub> = 5V, circuit of Figure 1,  $T_A$  = +25°C unless otherwise noted.)








**Typical Operating Characteristics (continued)** 

MIXIM


## **Typical Operating Characteristics (continued)**

(V<sub>DD</sub> = 5V, circuit of Figure 1,  $T_A = +25^{\circ}C$  unless otherwise noted.)





( $V_{DD}$  = 5V, circuit of Figure 1,  $T_A$  = +25°C unless otherwise noted.)



## \_Pin Description

F	PIN	NAME	FUNCTION
TQFN	UCSP/WLP	NAME	FUNCTION
1	E1, E2	LX1	Inductor Connection. LX1 is high-impedance in shutdown.
2	D1, D2, D3	PGND1	Power Ground 1. Internal synchronous-rectifier ground connection. Connect all PGND pins together at power ground plane.
3	C1	SHDN	Shutdown Control Input. Pull SHDN low to turn off PWM control and ITEC output.
4	C2	COMP	Current-Control Loop Compensation. See the Compensation Capacitor section.
5	B1	ITEC	TEC Current-Monitor Output. The ITEC output voltage is a function of the voltage across the TEC current-sense resistor. $V_{ITEC} = V_{REF} + 8$ (Vos - Vcs). Keep capacitance on ITEC < 150pF.
6	A1	MAXIN	Maximum Negative TEC Current. Connect MAXIN to REF to set default negative current limit to - $150mV/R_{SENSE}$ . To lower this current limit, connect MAXIN to a resistor-divider network from REF to GND. The current limit will then be equal to -(V <sub>MAXIN</sub> /V <sub>REF</sub> ) x (150mV/R <sub>SENSE</sub> ).
7	A2	MAXIP	Maximum Positive TEC Current. Connect MAXIP to REF to set default positive current limit to 150mV/R <sub>SENSE</sub> . To lower this current limit, connect MAXIP to a resistor-divider network from REF to GND. The current limit will then be equal to $(V_{MAXIP}/V_{REF}) \times (150mV/R_{SENSE})$ .
8	A3	MAXV	Maximum Bipolar TEC Voltage. Connect MAXV to REF to set default maximum TEC voltage to V <sub>DD</sub> . To lower this limit, connect MAXV to a resistor-divider network from REF to GND. The maximum TEC voltage is equal to 4 x V <sub>MAXV</sub> or V <sub>DD</sub> , whichever is lower.
9	A4	REF	1.50V Reference Output. Bypass REF to GND with a 0.1µF ceramic capacitor.

## Pin Description (continued)

	PIN	NAME	FUNCTION
TQFN	UCSP/WLP	NAME	FUNCTION
10	A5	CTLI	TEC Current-Control Input. Sets TEC current. Center point is 1.50V (no TEC current). The current is given by: $I_{TEC} = (V_{OS1} - V_{CS}) / R_{SENSE} = (V_{CTLI} - 1.50) / (10 \times R_{SENSE})$ . When (V <sub>CTLI</sub> - V <sub>REF</sub> ) > 0V then V <sub>OS2</sub> > V <sub>OS1</sub> > V <sub>CS</sub> .
11	A6	GND	Analog Ground. Star connect to PGND at underside exposed pad for TQFN package.
12	B6	V <sub>DD</sub>	Analog Supply Voltage Input. Bypass VDD to GND with a 1µF ceramic capacitor.
			For MAX8520: Analog FREQ Set Pin (see the Switching Frequency section).
13	C5	FREQ	For MAX8521: Digital FREQ Selection Pin. Connect to $V_{DD}$ for 1MHz operation, connect to GND for 500kHz operation. The PWM oscillator can synchronize to FREQ by switching at FREQ between 700kHz and 1.2MHz.
14	D6, D5, D4	PGND2	Power Ground 2. Internal synchronous rectifier ground connection. Connect all PGND pins together at the power ground plane.
15	E5, E6	LX2	Inductor Connection. LX2 is high-impedance in shutdown.
16	F5, F6	PVDD2	Power Input 2. Connect all PVDD inputs together at the VDD power plane.
17	F4	CS	Current-Sense Input. The current through the TEC is monitored between CS and OS1. The maximum TEC current is given by 150mV/R <sub>SENSE</sub> and is bipolar.
18	C6	OS2	Output Sense 2. OS2 senses one side of the differential TEC voltage. OS2 is a sense point, not a power output. OS2 discharges to ground in shutdown.
19	F3	OS1	Output Sense 1. OS1 senses one side of the differential TEC voltage. OS1 is a sense point, not a power output. OS1 discharges to ground in shutdown.
20	F1, F2	PVDD1	Power Input 1. Connect all PVDD inputs together at the VDD power plane.
	B2, B5, C3, C4	GND2	Ground. Additional ground pads aid in heat dissipation. Short to either GND or PGND plane.
	B3, B4 E3, E4	N.C.	No Connect. Connect N.C. pads to GND2 to aid in heat dissipation.
	_	EP	Exposed Paddle (TQFN Only). Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

## **Detailed Description**

The MAX8520/MAX8521 TEC drivers consist of two switching buck regulators that operate together to directly control the TEC current. This configuration creates a differential voltage across the TEC, allowing bidirectional TEC current for controlled cooling and heating. Controlled cooling and heating allow accurate TEC temperature control to within 0.01°C. The voltage at CTLI directly sets the TEC current. An external thermalcontrol loop is typically used to drive CTLI. Figures 1 and 2 show examples of the thermal-control-loop circuit.

#### **Ripple Cancellation**

Switching regulators like those used in the MAX8520/ MAX8521 inherently create ripple voltage on the output. The dual regulators in the MAX8520/MAX8521 switch in-phase and provide complementary in-phase duty cycles so ripple waveforms at the TEC are greatly reduced. This feature suppresses ripple currents and electrical noise at the TEC to prevent interference with the laser diode.

#### **Switching Frequency**

For the MAX8521, FREQ sets the switching frequency of the internal oscillator. With FREQ = GND, the oscillator frequency is set to 500kHz. The oscillator frequency is 1MHz when FREQ =  $V_{DD}$ .

For the MAX8520, connect a resistor (R<sub>EXT</sub> in Figure 2) from FREQ to GND. Choose R<sub>EXT</sub> =  $60k\Omega$  for 1MHz operation, and R<sub>EXT</sub> =  $150k\Omega$  for 500KHz operation. For any intermediary frequency between 500kHz and 1MHz, use the following equation to find the value of R<sub>EXT</sub> value needed for V<sub>DD</sub> = 5V:

$$R_{EXT} = 90 \times \left(\frac{1}{fs} - \frac{1}{3}\right)$$

where R<sub>EXT</sub> is the resistance given in k $\Omega$ , and fs is the desired frequency given in MHz. Note that for V<sub>DD</sub> < 5V, the frequency is reduced slightly, to the extent of about 7% when V<sub>DD</sub> reaches 3V. This should be taken into consideration when selecting the value for R<sub>EXT</sub> at known supply voltage.

#### **Voltage and Current-Limit Setting**

Both the MAX8520 and MAX8521 provide control of the maximum differential TEC voltage. Applying a voltage to MAXV limits the maximum voltage across the TEC. The voltage at MAXIP and MAXIN sets the maximum positive and negative current through the TEC. These current limits can be independently controlled.

## Table 1. TEC Connection for Figure 1

TEC Connection	Thermistor
Heating Mode	PTC
Cooling Mode	NTC

## Table 2. TEC Connection for Figure 2

TEC Connection	Thermistor
Heating Mode	NTC
Cooling Mode	PTC

#### **Current Monitor Output**

ITEC provides a voltage output proportional to the TEC current (I<sub>TEC</sub>). See the *Functional Diagram* for more detail:

 $V_{\text{ITEC}} = 1.5V + (8 \times (VOS1-VCS))$ 

#### **Reference Output**

The MAX8520/MAX8521 include an on-chip voltage reference. The 1.50V reference is accurate to 1% over temperature. Bypass REF with  $0.1\mu$ F to GND. REF can be used to bias an external thermistor for temperature sensing as shown in Figures 1 and 2.

### **Thermal and Fault-Current Protection**

The MAX8520/MAX8521 provide fault-current protection in either FETs by turning off both high-side and low-side FETs when the peak current exceeds 3A in either FETs. In addition, thermal-overload protection limits the total power dissipation in the chip. When the device's die junction temperature exceeds +165°C, an on-chip thermal sensor shuts down the device. The thermal sensor turns the device on again after the junction temperature cools down by +15°C.

## **Design Procedures**

## **Duty-Cycle Range Selection**

By design, the MAX8520/MAX8521 are capable of operating from 0% to 100% duty cycle, allowing both LX outputs to enter dropout. However, as the LX pulse width narrows, accurate duty-cycle control becomes difficult. This can result in a low-frequency noise appearing at the TEC output (typically in the 20kHz to 50kHz range). While this noise is typically filtered out by the low thermal-loop bandwidth, for best result, operate the PWM with a pulse width greater than 200ns. For 500kHz application, the recommended duty-cycle range is from 10% to 90%. For 1MHz application, it is from 20% to 80%.




Figure 1. MAX8521 Typical Application Circuit






Figure 2. Typical Application Circuit for the MAX8520 with Reduced Op-Amp Count Configuration




Figure 3. Functional Diagram of the Current-Control Loop

#### Inductor Selection

The MAX8520/MAX8521 dual buck converters operate in-phase and in complementary mode to drive the TEC differentially in a current-mode control scheme. At zero TEC current, the differential voltage is zero, hence the outputs with respect to GND are equal to half of VDD. As the TEC current demand increases, one output will go up and the other will go down from the initial point of  $0.5V_{DD}$  by an amount equal to  $0.5 \times V_{TEC}$  (VTEC = ITEC × RTFC). Therefore, the operating duty cycle of each buck converter depends on the operating ITEC and RTFC. Since inductor current calculation for heating and cooling are identical, but reverse in polarity, the calculation only needs to be carried out for either one.

For a given inductor, and input voltage, the maximum inductor ripple current happens when the duty cycle is at 50%. Therefore, the inductor should be calculated at 50% duty cycle to find the maximum ripple current. The maximum desired ripple current of a typical standard buck converter is in the range of 20% to 40% of the maximum load. The higher the value of the inductor, the lower the ripple current. However, the size will be physically larger. For the TEC driver the thermal loop is inherently slow, so the inductor can be larger for lower ripple current for better noise and EMI performance. Picking an inductor to yield ripple current of 10% to 20% of the maximum TEC current is a good starting point.

Calculate the inductor value as follows:

$$L = \frac{(0.25 \times V_{DD})}{LIR \times I_{TEC(MAX)} \times fs}$$

where LIR is the selected inductor ripple-current ratio, ITEC(MAX) is the maximum TEC current, and fs is the switching frequency

As an example, for  $V_{DD}$  = 3.3V, LIR = 12%, and fs =  $1MHz, L = 4.58\mu H$ 

Even though each inductor ripple current is at its maximum at 50% duty cycle (zero TEC current), the ripple cancels differentially because each is equal and inphase.

## **Output Filter Capacitor Selection**

#### **Common-Mode Filter Capacitors**

The common-mode filter capacitors (C2 and C7 of Figure 1) are used as filter capacitors to ground for each output. The output ripple voltage depends on the capacitance, the ESR of these capacitors, and the inductor ripple current. Ceramic capacitors are recommended for their low ESR and impedance at high frequency.



MAX8520/MAX8521

The output common-mode ripple voltage can be calculated as follows:

 $V_{RIPPLEpk-pk} = LIR \times I_{TEC(MAX)} (ESR + 1/8 \times C \times fs)$ 

A 1µF ceramic capacitor with ESR of 10 m $\Omega$  with LIR = 12% and I<sub>TEC(MAX)</sub> = 1.5A will result in V<sub>RIPPLE(P-P)</sub> of 24.3mV. For size-constraint application, the capacitor can be made smaller at the expense of higher ripple voltage. However, the capacitance must be high enough so that the LC resonant frequency is less than 1/5 the switching frequency:

$$f = \frac{1}{2\pi\sqrt{LC}}$$

where f is the resonant frequency of the output filter.

#### **Differential Mode Filter Capacitor**

The differential-mode filter capacitor (C5 in Figure 1) is used to bypass differential ripple current through the TEC as the result of unequal duty cycle of each output. This happens when the TEC current is not at zero. As TEC current increases from zero, both outputs move away from the 50% duty-cycle point complementarily. The common-mode ripple decreases, but the differential ripple does not cancel perfectly, and there will be a resulting differential ripple. The maximum value happens when one output is at 75% duty cycle and the other is at 25% duty cycle. At this operating point, the differential ripple is equal to 1/2 of the maximum common-mode ripple. The TEC ripple current determines the TEC performance, because the maximum temperature differential that can be created between the terminals of the TEC depends on the ratio of ripple current and DC current. The lower the ripple current, the closer to the ideal maximum. The differential-mode capacitor provides a lowimpedance path for the ripple current to flow, so that the TEC ripple current is greatly reduced. The TEC ripple current then can be calculated as follows:

 $\begin{aligned} \text{ITEC(RIPPLE)} &= (0.5 \times \text{LIR} \times \text{ITEC(MAX)}) \times (\text{ZC5})/(\text{RTEC} \\ &+ \text{RSENSE} + \text{ZC5}) \end{aligned}$ 

where  $Z_{C5}$  is the impedance of C5 at twice the switching frequency,  $R_{TEC}$  is the TEC equivalent resistance, and  $R_{SENSE}$  is the current-sense resistor.

#### **Decoupling Capacitor Selection**

Decouple each power supply input (V<sub>DD</sub>, PVDD1, PVDD2) with a  $1\mu$ F ceramic capacitor close to the supply pins. In applications with long distances between the source supply and the MAX8520/MAX8521, addi-

tional bypassing may be needed to stabilize the input supply. In such cases, a low-ESR electrolytic or ceramic capacitor of 100 $\mu$ F or more at V<sub>DD</sub> is sufficient.

#### **Compensation Capacitor**

A compensation capacitor is needed to ensure currentcontrol-loop stability (see Figure 3). Select the capacitor so that the unity-gain bandwidth of the current-control loop is less than or equal to 10% the resonant frequency of the output filter:

$$C_{COMP} \ge \left(\frac{g_{m}}{f_{BW}}\right) \times \left(\frac{24 \times R_{SENSE}}{2\pi (R_{SENSE} \times R_{TEC})}\right)$$

where:

 $f_{BW}$  = Unity-gain bandwidth frequency, less than or equal to 10% the output filter resonant frequency

 $g_m$  = Loop transconductance, typically 100µA/V

CCOMP = Value of the compensation capacitor

 $\mathsf{R}_{\mathsf{TEC}} = \mathsf{TEC}$  series resistance, use the minimum resistance value

 $R_{SENSE} = Sense resistor$ 

#### **Setting Voltage and Current Limits**

Certain TEC parameters must be considered to guarantee a robust design. These include maximum positive current, maximum negative current, and the maximum voltage allowed across the TEC. These limits should be used to set the MAXIP, MAXIN, and MAXV voltages.

Setting Max Positive and Negative TEC Current MAXIP and MAXIN set the maximum positive and negative TEC currents, respectively. The default current limit is  $\pm 150$  mV/R<sub>SENSE</sub> when MAXIP and MAXIN are connected to REF. To set maximum limits other than the defaults, connect a resistor-divider from REF to GND to set V<sub>MAXI</sub>. Use resistors in the 10k $\Omega$  to 100k $\Omega$  range. V<sub>MAXI</sub> is related to ITEC by the following equations:

$$V_{MAXIP} = 10(I_{TECP(MAX)} \times R_{SENSE})$$

 $V_{MAXIN} = 10(I_{TECN(MAX)} \times R_{SENSE})$ 

where ITECP(MAX) is the maximum positive TEC current and ITECN(MAX) is the negative maximum TEC current. Positive TEC current occurs when CS is less than OS1:

ITEC X RSENSE = OS1 - CS

when ITEC > 0A.

 $I_{TEC} \times R_{SENSE} = CS - OS1$ 

when  $I_{TEC} < 0A$ .

Take care not to exceed the positive or negative current limit on the TEC. Refer to the manufacturer's data sheet for these limits.

#### Setting Max TEC Voltage

Apply a voltage to the MAXV pin to control the maximum differential TEC voltage.  $V_{MAXV}$  can vary from 0V to VREF. The voltage across the TEC is four times  $V_{MAXV}$  and can be positive or negative:

 $|V_{OS1} - V_{OS2}| = 4 \times V_{MAXV}$  or  $V_{DD}$ , whichever is lower

Set V<sub>MAXV</sub> with a resistor-divider between REF and GND using resistors from  $10k\Omega$  to  $100k\Omega$ . V<sub>MAXV</sub> can vary from 0V to V<sub>REF</sub>.

#### **Control Inputs/Outputs**

#### **Output Current Control**

The voltage at CTLI directly sets the TEC current. CTLI is typically driven from the output of a temperature control loop. The transfer function relating current through the TEC (ITEC) and VCTLI is given by:

where VREF is 1.50V and:

ITEC = (VOS1 - VCS)/RSENSE

CTLI is centered around REF (1.50V). I<sub>TEC</sub> is zero when CTLI = 1.50V. When  $V_{CTLI} > 1.50V$  the current flow is from OS2 to OS1. The voltages on the pins relate as follows:

VOS2 > VOS1 > VCS

The opposite applies when  $V_{CTLI} < 1.50V$  current flows from OS1 to OS2:

Vos2 < Vos1 < Vcs

#### Shutdown Control

The MAX8520/MAX8521 can be placed in a power-saving shutdown mode by driving SHDN low. When the MAX8520/MAX8521 are shut down, the TEC is off (OS1 and OS2 decay to GND) and supply current is reduced to 2mA (typ).

#### **ITEC Output**

ITEC is a status output that provides a voltage proportional to the actual TEC current.  $V_{ITEC} = V_{REF}$  when TEC current is zero. The transfer function for the ITEC output is:

$$V_{\rm ITEC} = 1.50V + 8 \times (V_{\rm OS1} - V_{\rm CS})$$

Use ITEC to monitor the cooling or heating current through the TEC. For stability keep the load capacitance on ITEC to less than 150pF.

## **Applications Information**

The MAX8520/MAX8521 typically drive a thermo-electric cooler inside a thermal-control loop. TEC drive polarity and power are regulated based on temperature information read from a thermistor or other temperaturemeasuring device to maintain a stable control temperature. Temperature stability of +0.01°C can be achieved with carefully selected external components.

There are numerous ways to implement the thermal loop. Figures 1 and 2 show designs that employ precision op amps, along with a DAC or potentiometer to set the control temperature. The loop can also be implemented digitally, using a precision A/D to read the thermistor or other temperature sensor, a microcontroller to implement the control algorithm, and a DAC (or filtered-PWM signal) to send the appropriate signal to the MAX8520/MAX8521 CTLI input. Regardless of the form taken by the thermalcontrol circuitry, all designs are similar in that they read temperature, compare it to a set-point signal, and then send an error-correcting signal to the MAX8520/ MAX8521 that moves the temperature in the appropriate direction.

#### **PCB** Layout and Routing

High switching frequencies and large peak currents make PCB layout a very important part of design. Good design minimizes excessive EMI and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Follow these guidelines for good PCB layout:

1) Place decoupling capacitors as close to the IC pins as possible.

2) Keep a separate power ground plane, which is connected to PGND1 and PGND2. PVDD1, PVDD2, PGND1 and PGND2 are noisy points. Connect decoupling capacitors from PVDD\_ to PGND\_ as direct as possible. Output capacitors C2, C7 returns are connected to PGND plane.

3) Connect a decoupling capacitor from  $V_{DD}$  to GND. Connect GND to a signal ground plane (separate from the power ground plane above). Other  $V_{DD}$  decoupling capacitors (such as the input capacitor) need to be connected to the PGND plane.

4) Connect GND and PGND\_ pins together at a single point, as close as possible to the chip.

5) Keep the power loop, which consists of input capacitors, output inductors and capacitors, as compact and small as possible.




6) To ensure high DC-loop gain and minimum loop error, keep the board layout adjacent to the negative input pin of the integrator (U2 in Figure1) clean and free of moisture. Any contamination or leakage current into this node can act to lower the DC gain of the integrator which can degrade the accuracy of the thermal loop. If space is available, it can also be helpful to surround the negative input node of the integrator with a grounded guard ring. Refer to the MAX8520/MAX8521 evaluation kit for a PCB layout example.

**Chip Information** 

**Pin Configurations** 

PROCESS: BICMOS

# **WAX8520/MAX852**



top viev Bumps on BC							
		(F5) PVDD2	(F4) CS	(F3) 0S1	(F2) PVDD1	(F1) PVDD1	
	(E6) LX2	(E5) LX2			(E2) LX1	(E1) LX1	
		(D5) PGND2	(D4) PGND2	(D3) PGND1	(D2) PGND1	(D1) PGND1	
	(Ĉ6) 052	(C5) FREQ	(C4) GND2	(C3) GND2	(C2) COMP	(C1); SHDN	
	(B6) VDD	(B5) GND2			(B2) GND2	(B1) ITEC	
	(A6)	(A5)	(Â4)	(A3)	(A2)	(A1)	

MAX8521 UCSP/WLP

MĂXV

ŘĔÉ

ĠŇĎ

ĊŤĹĺ


## **Package Information**

MĂXIP MĂXÍN

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
20 TQFN-EP	T2055+4	<u>21-0140</u>	<u>90-0009</u>
6 x 6 UCSP	B36-2	21-0082	Refer to Application Note 1891
36 WLP	W363A3+2	<u>21-0024</u>	Refer to Application Note 1891

## **Functional Diagram**





MAX8520/MAX8521

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/02	Initial release	—
1	12/08	Added WLP package to Ordering Information, updated Electrical Characteristics, Absolute Maximum Ratings, Pin Description, and Package Information.	1–5, 8, 9, 15–18
2	2/11	Update Absolute Maximum Ratings, add WLP to Pin Description, update style	1–5, 8, 9, 11, 14–18

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18

\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2011 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.