#### **ABSOLUTE MAXIMUM RATINGS**

Vcc1, Vcc2, POK1 to GND	0.3V to +6V
Open-Drain RESET, PFO to GND	0.3V to +6V
Push-Pull RESET to GND	0.3V to (V <sub>CC</sub> 1 + 0.3V)
MR, RSTIN, PFI to GND	
Input/Output Current, All Pins	20mA
Continuous Power Dissipation (TA:	= +70°C)
5-Pin SC70 (derate 3.1mW/°C at	oove +70°C)247mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
	10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 1.2V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
Operating Veltage Denge	V <sub>CC</sub> 1,	$T_A = -40^{\circ}C$ to 0	0°C	1.2		5.5	V
Operating Voltage Range	V <sub>CC</sub> 2	$T_A = 0^{\circ}C \text{ to } +8$	35°C	1.0		5.5	٧
	land	V <sub>CC</sub> 1 = 3.3V, V not asserted	V <sub>CC</sub> 1 > V <sub>CC</sub> 2, no load, reset		5	10	
V <sub>CC</sub> 1 Supply Current	Icc1	V <sub>CC</sub> 1 = 1.8V, V	V <sub>CC</sub> 1 < V <sub>CC</sub> 2, no load, reset		5	10	μA
V O Coursella Coursell	10	V <sub>CC</sub> 2 = 1.8V, V	V <sub>CC</sub> 2 < V <sub>CC</sub> 1, no load, reset		1	2	^
V <sub>CC</sub> 2 Supply Current	Icc2	V <sub>CC</sub> 2 = 3.3V, V	V <sub>CC</sub> 2 > V <sub>CC</sub> 1, no load, reset		10	20	μA
		MANGE	$T_A = 0$ °C to +85°C	4.500	4.625	4.750	
		MAX67L	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.425		4.825	
		MAX67M	$T_A = 0$ °C to +85°C	4.250	4.375	4.500	
		IVIAA67IVI	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.175		4.575	
		MAX67T	$T_A = 0$ °C to +85°C	3.000	3.075	3.150	
		IVIAXO71	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.950		3.200	
		MAX67S	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	2.850	2.925	3.000	
		10170073	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.800		3.050	
Reset Threshold for V <sub>CC</sub> 1	V <sub>TH</sub> 1	MAX67 R	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	2.550	2.625	2.700	V
Theset Threshold for VCC1	VID'	1017 000711	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.505		2.745	v
		MAX67Z	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	2.250	2.313	2.375	
		1017 0007Z	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	2.213		2.413	
		MAX67Y	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	2.125	2.188	2.250	
			$T_A = -40$ °C to $+85$ °C	2.088		2.288	
		MAX67W	$T_A = 0$ °C to +85°C	1.620	1.665	1.710	
		0 (0)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.593		1.737	<u> </u>
		MAX67V	$T_A = 0$ °C to +85°C	1.530	1.575	1.620	
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.503		1.647	

//IXI/W

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 1.2V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
		MAYOZ T	$T_A = 0$ °C to +85°C	3.000	3.075	3.150	
		MAX67T	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.905		3.050	Ì
		NAAVOZ O	$T_A = 0$ °C to +85°C	2.850	2.925	3.000	
		MAX67S	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.800		3.050	
		N443/07 B	$T_A = 0$ °C to +85°C	2.550	2.625	2.700	
		MAX67R	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.505		2.745	
		MANGZ Z	$T_A = 0$ °C to +85°C	2.250	2.313	2.375	
		MAX67Z	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.213		2.413	
		MAY67 V	$T_A = 0$ °C to +85°C	2.125	2.188	3 2.250	
		MAX67Y	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	2.088		2.288	
		NAAVCZ W	$T_A = 0$ °C to +85°C	1.620	1.665	1.710	
		MAX67W	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	1.593		1.737	
Deart Three hald fan Vere	\/ O	MANGT V	$T_A = 0$ °C to +85°C	1.530	1.575	1.620	.,
Reset Threshold for V <sub>CC</sub> 2	V <sub>TH</sub> 2	MAX67V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.503		1.647	V
			$T_A = 0$ °C to +85°C	1.350	1.388	1.425	†
		MAX67I	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.328		1.448	
		NAAVOZ II	$T_A = 0$ °C to +85°C	1.275	1.313	1.350	
		MAX67H	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.253		1.373	
		NAAVOZ O	$T_A = 0$ °C to +85°C	1.080	1.110	1.140	V
		MAX67G	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	1.062		1.158	
		NANY07 F	$T_A = 0$ °C to +85°C	1.020	1.050	1.080	
		MAX67F	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	1.002		1.098	
		NANY07 E	$T_A = 0$ °C to +85°C	0.810	0.833	0.855	
		MAX67E	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	0.797		0.869	
		MAX67 D $T_A = 0^{\circ}C \text{ to } + 85^{\circ}C$	$T_A = 0$ °C to + 85°C	0.765	0.788	0.810	
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	0.752		0.824	
RSTIN Threshold (MAX6738/	.,	$T_A = 0^{\circ}C \text{ to } +8$	35°C	0.476	0.488	0.500	.,
MAX6739/MAX6740/MAX6743)	VTH-RSTIN	$T_A = -40^{\circ}C$ to	+85°C	0.468		0.507	V
RSTIN Input Current		V <sub>RSTIN</sub> ≥ 0.1V	(Note 2)	-10		+10	nA
Reset Threshold Hysteresis		V <sub>TH</sub> 1, V <sub>TH</sub> 2, R	STIN, PFI		0.5		%
RESET, POK1 Output Low		V <sub>CC</sub> 1 ≥ 1.0V, I <sub>SINK</sub> = 50µA, T <sub>A</sub> = 0°C to +85°C				0.3	
	V <sub>OL</sub>	V <sub>CC</sub> 1 ≥ 1.2V, I	V <sub>CC</sub> 1 ≥ 1.2V, I <sub>SINK</sub> = 100µA			0.3	V
		V <sub>CC</sub> 1 ≥ 2.13V,	I <sub>SINK</sub> = 1.2mA			0.3	
		V <sub>CC</sub> 1 ≥ 4.25V,	I <sub>SINK</sub> = 3.2mA,			0.4	
DECET Output High (Duch Dull)	Vou	V <sub>CC</sub> 1 ≥ 2.38V, deasserted	ISOURCE = 500μA, output	0.8 × V <sub>CC</sub>			\/
RESET Output High (Push-Pull)	Voн	V <sub>CC</sub> 1 ≥ 4.75V, deasserted	ISOURCE = 800μA, output	0.8 × VCC			V



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 1.2V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESET Output Open-Drain Leakage Current (MAX6736/MAX6738)	I <sub>LKG</sub>	Output not asserted low (Note 2)			500	nA
POK1 Output Open-Drain Leakage		Output not asserted low (Note 2)			500	nA
V <sub>CC</sub> Reset Delay	t <sub>RD</sub>	V <sub>CC</sub> 1, V <sub>CC</sub> 2, or RSTIN falling at 10mV/μs from V <sub>TH</sub> + 100mV to V <sub>TH</sub> - 100mV		35		μs
V <sub>CC</sub> Reset Timeout Period		MAX67XKD3	150	225	300	
(Note 3)	t <sub>RP</sub>	MAX67XKD7	1200	1800	2400	ms
MANUAL RESET (MAX6736-MA	X6739 only)		•			
MR to V <sub>CC</sub> 1 Internal Pullup Impedance			0.75	1.5	3.00	kΩ
MR Timeout Period	tmrp	Both D3 and D7 timing options	150	225	300	ms
MR Minimum Input Pulse Width	tmpw		1			μs
MR Glitch Rejection				100		ns
	VIL				0.3 × V <sub>CC</sub> 1	V
MR Input Voltage	VIH		0.8 × V <sub>CC</sub> 1			
MR to RESET Delay				300		ns
V <sub>CC</sub> 1 POWER-OK OUTPUT (MA)	(6741/MAX67	744 only)				
POK1 Timeout Period	tpokp		37.5	56.25	75.0	ms
PUSHBUTTON RESET (MAX6740	D/MAX6741/N	IAX6742 only)				
RESET to V <sub>CC</sub> 1 Internal Pullup Impedance			25	50	100	kΩ
Manual Reset Detect Debounce Period	t <sub>DEB</sub>	(Note 4)	37.5	56.25	75.0	ms
Manual Reset Timeout		MAX67XKD3	150	225	300	
Period (Note 3)	tMRP	MAX67XKD7	1200	1800	2400	ms
Manual Reset Minimum Input Pulse Width	t <sub>MPW</sub>	(Note 4)	1			μs
Manual Reset Release Detect Threshold		(Note 4)		0.5 × V <sub>CC</sub> 1		V
Manual Reset Glitch Rejection		(Note 4)		100		ns
Manual Reset to RESET Delay				300		ns

MIXIN

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 1.2V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
POWER-FAIL COMPARATOR (M.	AX6742/MAX	6745 only)	•			
Device Fell In Theory I (Note F)	V-11 DE	$T_A = 0$ °C to +85°C	0.476	0.488	0.500	V
Power Fail In Threshold (Note 5)	V <sub>TH-PFI</sub>	$T_A = -40$ °C to $+85$ °C	0.468		0.500 0.507 +10 0.3 0.3 0.4	V
Power Fail In Current	lpfi	V <sub>PFI</sub> ≥ 0.1V (Note 2)	-10		+10	nA
		V <sub>CC</sub> 1 ≥ 1.53V, I <sub>SINK</sub> = 500µA			0.3	
PFO Output Low	VoL	V <sub>CC</sub> 1 ≥ 2.03V, I <sub>SINK</sub> = 1.2mA			+10 0.3 0.3	V
		V <sub>CC</sub> 1 ≥ 4.25V, I <sub>SINK</sub> = 3.2mA	+	0.4		
PFI to PFO Propagation Delay	tp	PFI falling at 10mV/µs from V <sub>TH-PFI</sub> + 100mV to V <sub>TH-PFI</sub> - 100mV or rising at 10mV/µs from V <sub>TH-PFI</sub> - 100mV to V <sub>TH-PFI</sub> + 100mV (Note 5)		35		μs
PFO Startup Delay		To output valid (Note 5)		5		ms

**Note 1:** All devices are 100% tested at  $T_A = +25^{\circ}C$ . All temperature limits are guaranteed by design.

Note 2: Guaranteed by design.


Note 3: t<sub>RD</sub> timeout period begins after POK1 timeout period (t<sub>POKP</sub>) and V<sub>CC</sub>2 ≥ V<sub>TH</sub>2 (max) (MAX6741/MAX6744).


Note 4: Refers to the manual reset function obtained by forcing the RESET output low.


**Note 5:**  $V_{CC}1 \ge 1.6V$ .

### Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











### **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


















Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











## Pin Description

PIN						
MAX6736 MAX6737	MAX6738 MAX6739	MAX6740 MAX6743	MAX6741 MAX6744	MAX6742 MAX6745	NAME	FUNCTION
1	1	1	1	1	RESET	Reset Output, Push-Pull or Open Drain Active Low. $\overline{RESET}$ changes from high to low when any monitored power-supply input (V <sub>CC</sub> 1, V <sub>CC</sub> 2, RSTIN) drops below its selected reset threshold. It remains low until all monitored power-supply inputs exceed their selected reset thresholds for the V <sub>CC</sub> reset timeout period. $\overline{RESET}$ is forced low if $\overline{MR}$ is low for at least the $\overline{MR}$ minimum input pulse width. It remains low for the $\overline{MR}$ reset timeout period after $\overline{MR}$ goes high. The pushpull output is referenced to V <sub>CC</sub> 1. The MAX6736/MAX6738 open-drain outputs require an external pullup resistor. The MAX6740/MAX6741/MAX6742 open-drain outputs have an internal 50k $\Omega$ pullup resistor to V <sub>CC</sub> 1 and provide a manual reset function.
2	2	2	2	2	GND	Ground
3	3	_	l	_	MR	Manual Reset, Active Low. Pull low for at least $\overline{\text{MR}}$ minimum input pulse width to force $\overline{\text{RESET}}$ low. Reset remains active as long as $\overline{\text{MR}}$ is low and for the $\overline{\text{MR}}$ reset timeout period after $\overline{\text{MR}}$ goes high. There is an internal 1.5k $\Omega$ pullup resistor to VCC1.
4	_	4	4	_	V <sub>CC</sub> 2	Voltage Input 1. Power supply and input for the secondary $\mu P$ voltage reset monitor.
_	4	3	_	_	RSTIN	Adjustable Reset Threshold Input. RESET is asserted when RSTIN is below the internal 0.488V reference level. Set the adjustable reset threshold with an external resistor-divider network. Connect RSTIN to V <sub>CC</sub> 1 if unused.
5	5	5	5	5	V <sub>CC</sub> 1	Voltage Input 2. Power supply and input for the primary µP voltage reset monitor.
_	_	_	_	4	PFI	Power-Fail Comparator Input. PFO is asserted when PFI is below 0.488V. PFO is deasserted without any reset timeout period when PFI goes above 0.488V. Connect PFI to an external resistor network to set the desired monitor threshold.
_	_	_	_	3	PFO	Power-Fail Comparator Output, Open Drain Active Low. PFO is asserted when PFI is below 0.488V.
_	_	_	3	_	POK1	$V_{CC}1$ Power-OK Output, Open Drain Active High. POK1 remains low as long as $V_{CC}1$ is below $V_{TH}1$ . POK1 output goes high after $V_{CC}1$ exceeds $V_{TH}1$ for the POK1 timeout period. POK1 logic is independent of the $\overline{MR}$ or $V_{CC}2$ inputs. The output can be used to control $V_{CC}1$ -to- $V_{CC}2$ supply sequencing.

MIXIN \_\_\_\_\_\_

Table 1. Reset Voltage Threshold Suffix Guide for MAX6736/MAX6737/MAX6740/MAX6741/MAX6743/MAX6744

PART NO. SUFFIX ()	V <sub>CC</sub> 1 NOMINAL VOLTAGE THRESHOLD (V)	V <sub>CC</sub> 2 NOMINAL VOLTAGE THRESHOLD (V)
LT	4.625	3.075
MS	4.375	2.925
MR	4.375	2.625
TZ	3.075	2.313
TW	3.075	1.665
TI	3.075	1.388
TG	3.075	1.110
TE	3.075	0.833
SY	2.925	2.188
SV	2.925	1.575
SH	2.925	1.313
SF	2.925	1.050
SD	2.925	0.788
RY	2.625	2.188
RV	2.625	1.575
RH	2.625	1.313
RF	2.625	1.050

PART NO. SUFFIX ()	V <sub>CC</sub> 1 NOMINAL VOLTAGE THRESHOLD (V)	V <sub>CC</sub> 2 NOMINAL VOLTAGE THRESHOLD (V)
RD	2.625	0.788
ZW	2.313	1.665
ZI	2.313	1.388
ZG	2.313	1.110
ZE	2.313	0.833
YV	2.188	1.575
YH	2.188	1.313
YF	2.188	1.050
YD	2.188	0.788
WT	1.665	3.075
WI	1.665	1.388
WG	1.665	1.110
WE	1.665	0.833
VR	1.575	2.625
VH	1.575	1.313
VF	1.575	1.050
VD	1.575	0.788

**Note:** Standard versions, shown in bold, are available in the D3 timeout option only. Samples are typically held on standard versions only. There is a 10,000-piece order increment on nonstandard versions. **Other threshold voltage combinations may be available; contact factory for availability.** 

Table 2. Reset Voltage Threshold Suffix Guide for MAX6738/MAX6739/MAX6742/MAX6745

PART NO. SUFFIX (_)	V <sub>CC</sub> 1 NOMINAL VOLTAGE THRESHOLD (V)
L	4.625
M	4.375
Т	3.075
S	2.925
R	2.625
Z	2.313
Y	2.188
W	1.665
V	1.575

**Note:** Standard versions, shown in bold, are available in the D3 timeout option only. Samples are typically held on standard versions only. There is a 10,000-piece order increment on non-standard versions. **Other threshold voltages may be available; contact factory for availability**.

Table 3. VCC Timeout Period Suffix Guide

TIMEOUT PERIOD	ACTIVE TIMEOUT PERIOD				
SUFFIX	MIN (ms)	MAX (ms)			
D3	150	300			
D7	1200	2400			




Figure 1. Timing Diagram

### Detailed Description

#### Supply Voltages

The MAX6736–MAX6745  $\mu P$  supervisory circuits maintain system integrity by alerting the  $\mu P$  to fault conditions. These devices are optimized for systems that monitor two or three supply voltages. The reset output state is guaranteed to remain valid while either V<sub>CC</sub>1 or V<sub>CC</sub>2 is above 1.2V.

#### **Threshold Levels**

The MAX6736/MAX6737/MAX6740/MAX6741/MAX6743/MAX6744 input voltage threshold combinations are indicated by a two-letter code in Table 1. The MAX6738/MAX6739/MAX6742/MAX6745 input voltage thresholds are indicated by a one-letter code in Table 2. Contact the factory for the availability of other voltage thresholds.

#### Reset Output

The MAX6736–MAX6745 provide an active-low reset output (RESET). RESET is asserted when the voltage at either V<sub>CC</sub>1 or V<sub>CC</sub>2 falls below the voltage threshold level, RSTIN drops below the threshold, or MR is pulled low. Once reset is asserted, it stays low for the reset timeout period. If V<sub>CC</sub>1, V<sub>CC</sub>2, or RSTIN goes below the reset threshold before the reset timeout period is completed, the internal timer restarts. The MAX6736/MAX6738/MAX6740/MAX6741/MAX6742 have open-drain reset outputs, while the MAX6737/MAX6739/MAX6743/MAX6744/MAX6745 have push-pull reset outputs (Figure 1).

The MAX6740/MAX6741/MAX6742 include a  $\overline{RESET}$  output with a manual reset detect function. The opendrain  $\overline{RESET}$  output has an internal  $50k\Omega$  pullup to V<sub>CC</sub>1. The  $\overline{RESET}$  output is low while the output is pulled to GND and remains low for at least the manual reset timeout period after the external GND pulldown is




Figure 2. MAX6740/MAX6741/MAX6742 Manual Reset Timing Diagram

released. The manual reset detect function is internally debounced for the tDEB timeout period, so the output can be connected directly to a momentary pushbutton switch, if desired (Figure 2).

#### **Manual Reset Input**

Many microprocessor-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset while the monitored supplies remain above their reset thresholds. The MAX6736-MAX6739 have a dedicated active-low  $\overline{\text{MR}}$  input. The  $\overline{\text{RESET}}$  is asserted low while  $\overline{\text{MR}}$  is held low and remains asserted for the manual reset timeout period after  $\overline{\text{MR}}$  returns high. The  $\overline{\text{MR}}$  input has an internal 1.5k $\Omega$  pullup resistor to VCC1 and can be left unconnected if not used.  $\overline{\text{MR}}$  can be driven with CMOS logic levels, open-drain/open-collector outputs, or a momentary pushbutton switch to GND to create a manual reset function.

#### **Adjustable Input Voltage**

The MAX6738/MAX6739 and MAX6740/MAX6743 provide an additional input to monitor a second or third system voltage. The threshold voltage at RSTIN is typi-




Figure 3. Monitoring an Additional Voltage

cally 488mV. Connect a resistor-divider network to the circuit as shown in Figure 3 to establish an externally controlled threshold voltage, V<sub>EXT\_TH</sub>.

$$VEXT TH = 0.488V((R1 + R2) / R2)$$

Low leakage current at RSTIN allows the use of largevalued resistors, resulting in reduced power consumption of the system.

#### **Power-Fail Comparator**

PFI is the noninverting input to an auxiliary comparator. A 488mV internal reference (V<sub>TH-PFI</sub>) is connected to the inverting input of the comparator. If PFI is less than 488mV, PFO is asserted low. PFO deasserts without a timeout period when PFI rises above the externally set threshold. Common uses for the power-fail comparator include monitoring for low battery conditions or a failing DC-DC converter input voltage (see the *Typical Application Circuits*). The asserted PFO output can place a system in a low-power suspend mode or support an orderly system shutdown before monitored V<sub>CC</sub> voltages drop below the reset thresholds. Connect PFI to an external resistor-divider network as shown in Figure 4 to set the desired trip threshold. Connect PFI to V<sub>CC</sub>1 if unused.

## Applications Information

#### Interfacing to the µP with Bidirectional Reset Pins

Most microprocessors with bidirectional reset pins can interface directly to open-drain  $\overline{\text{RESET}}$  output options. Systems simultaneously requiring a push-pull RESET output and a bidirectional reset interface can be in logic contention. To prevent contention, connect a 4.7k $\Omega$  resistor between  $\overline{\text{RESET}}$  and the  $\mu\text{P}$ 's reset I/O port as shown in Figure 5.




Figure 4. Using Power-Fail Input to Monitor an Additional Power Supply

#### Adding Hysteresis to the Power-Fail Comparator

The power-fail comparator has a typical input hysteresis of 2.5mV. This is sufficient for most applications in which a power-supply line is being monitored through an external voltage-divider. If additional noise margin is desired, connect a resistor between  $\overline{\text{PFO}}$  and  $\overline{\text{PFI}}$ , as

V<sub>CC</sub>1 V<sub>CC</sub>2

| MAX6737 | MAX6739 | MAX6744 | RESET | MAX6745 |

Figure 5. Interfacing to μPs with Bidirectional Reset I/O

shown in Figure 6. Select the values of R1, R2, and R3 such that PFI sees V<sub>TH-PFI</sub> (488mV) when V<sub>EXT</sub> falls to its power-fail trip point (V<sub>FAIL</sub>) and when V<sub>EXT</sub> rises to its power-good trip point (V<sub>GOOD</sub>). The hysteresis window extends between the specified V<sub>FAIL</sub> and V<sub>GOOD</sub> thresholds. R3 adds the additional hysteresis by sinking current from the R1/R2 divider network when the PFO output is logic low and sourcing current into the network when PFO is logic high. R3 is typically an order of magnitude greater than R1 or R2.

The current through R2 should be at least 1µA to ensure that the 10nA (max) PFI input current does not significantly shift the trip points. Therefore, for most applications:

$$R2 < V_{TH-PFI} / 1mA < 0.488V / 1mA < 488k\Omega$$

PFO is an open-drain output requiring an external pullup resistor, R4. Select R4 to be less than 1% of R3.

VGOOD = DESIRED VEXT GOOD VOLTAGE THRESHOLD

VFAIL = DESIRED VEXT FAIL VOLTAGE THRESHOLD

VPU = VPULLUP (FOR OPEN-DRAIN PFO)

 $R2 = 488k\Omega$  (FOR >1 $\mu$ A R2 CURRENT)

$$R1 = R2 \frac{\left(V_{GOOD} - V_{TH-PFI}\right) - \frac{\left(V_{TH-PFI}(V_{GOOD} - V_{FAIL}\right)}{V_{PU}}}{V_{TH-PFI}}$$

 $R3 = (R1 \times V_{PU}) / (V_{GOOD} - V_{FAIL})$  $R4 \le 0.01 \times R3$ 

#### **Power Sequencing Applications**

Many dual-voltage processors/ASICs require specific power-up/power-down sequences for the I/O and core supplies.




Figure 6. Adding Hysteresis to Power Fail for Push-Pull PFO

The MAX6741/MAX6744 offer a V<sub>CC</sub>1 POK (POK1) ideal for V<sub>CC</sub>1-to-V<sub>CC</sub>2 sequencing. POK1 remains low as long as V<sub>CC</sub>1 is below its V<sub>TH</sub>1 threshold. When V<sub>CC</sub>1 exceeds V<sub>TH</sub>1 for the POK1 timeout period (t<sub>POKP</sub>), the open-drain POK1 output is deasserted. The POK1 output can then enable the V<sub>CC</sub>2 power supply (use an external POK1 pullup resistor). RESET is deasserted when both V<sub>CC</sub>1 and V<sub>CC</sub>2 remain above their selected thresholds for the reset timeout period (t<sub>RP</sub>). The POK1 output can be used for I/O before core or core before I/O sequencing, depending on the selected V<sub>CC</sub>1/V<sub>CC</sub>2 thresholds. See the *Typical Application Circuit* and Figure 1.

#### Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using the circuit shown in Figure 4. When the negative supply is valid,  $\overline{PFO}$  is low. When the negative supply voltage drops,  $\overline{PFO}$  goes high. The circuit's accuracy is affected by the PFI threshold tolerance,  $V_{CC}$ , R1, and R2.

#### **Transient Immunity**


The MAX6736–MAX6745 supervisors are relatively immune to short-duration falling VCC transients (glitches). It is usually undesirable to reset the  $\mu P$  when VCC experiences only small glitches. The *Typical Operating Characteristics* show Maximum VCC1/VCC2 Transient Duration vs. Reset Threshold Overdrive, for which reset pulses are not generated. The graph shows the maximum pulse width that a falling VCC transient might typically have without causing a reset pulse to be issued. As the amplitude of the transient increases, the maximum allowable pulse width decreases. A 0.1 $\mu F$  bypass capacitor mounted close to the VCC pin provides additional transient immunity.

#### **Chip Information**

TRANSISTOR COUNT: 249

PROCESS: BiCMOS

### **Functional Diagram**




MIXIM


### **Selector Guide (continued)**

PART	VOLTAGE MONITORS	OPEN-DRAIN RESET	PUSH-PULL RESET	MANUAL RESET	POWER-FAIL INPUT/ OUTPUT	POK OUTPUT	RSTIN INPUT
MAX6739	1 fixed, 1 adj	_	X	X	_		X
MAX6740	2 fixed, 1 adj	X*	_	Χ*	_		X
MAX6741	2 fixed	X*	_	Χ*	_	X	_
MAX6742	1 fixed	Χ*	_	Χ*	X		_
MAX6743	2 fixed, 1adj	_	X	_	_	_	X
MAX6744	2 fixed	_	X	_	_	X	_
MAX6745	1 fixed	_	Х	_	X	_	_

<sup>\*</sup>Manual reset detect on RESET output.


## **Typical Application Circuits**





14 \_\_\_\_\_\_**/I/XI/M** 

### Pin Configurations



### Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
<b>MAX6738</b> XK_DT	-40°C to +85°C	5 SC70-5
<b>MAX6739</b> XK_DT	-40°C to +85°C	5 SC70-5
<b>MAX6740</b> XKDT	-40°C to +85°C	5 SC70-5
<b>MAX6741</b> XKDT	-40°C to +85°C	5 SC70-5
<b>MAX6742</b> XK_DT	-40°C to +85°C	5 SC70-5
MAX6743XKDT	-40°C to +85°C	5 SC70-5
<b>MAX6744</b> XKDT	-40°C to +85°C	5 SC70-5
<b>MAX6745</b> XK_DT	-40°C to +85°C	5 SC70-5


**Note:** The first "\_\_" or "\_" are placeholders for the threshold voltage levels of the devices. Desired threshold levels are set by the part number suffix found in Tables 1 and 2. The "\_" after the D is a placeholder for the reset timeout period suffix found in Table 3. For example, the MAX6736XKLTD3-T is a dual-voltage supervisor V<sub>TH</sub>1 = 4.625V, V<sub>TH</sub>2 = 3.075V, and a 150ms minimum reset timeout period. All devices are available in tape-and-reel only. There is a 2500-piece minimum order increment for standard versions (see Table 1). Sample stock is typically held on standard versions only. Nonstandard versions require a minimum order increment of 10,000 pieces. Contact factory for availability.

Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.



### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600