# Dual/Triple, Ultra-Low-Voltage, SOT23 µP Supervisory Circuits

#### **Absolute Maximum Ratings**

Terminal Voltage (with respect to GND)	
V <sub>CC1</sub> , V <sub>CC2</sub>	0.3V to +6V
Open-Drain RST, RST1, RST2, PFO, RST	
Push-Pull RST, RST1, PFO, RST0.3V to	$(V_{CC1} + 0.3V)$
Push-Pull RST20.3V to	$(V_{CC2} + 0.3V)$
RSTIN, PFI, MR, WDI	0.3V to +6V
Input Current/Output Current (all pins)	20mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$	<b>;</b> )
5-Pin SOT23-5 (derate 3.9mW/°C above	+70°C)312.6mW
6-Pin SOT23-6 (derate 8.7mW/°C above	+70°C)696mW
8-Pin SOT23-8 (derate 5.6mW/°C above	+70°C)444.4mW
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### 5 SOT23

PACKAGE CODE	U5+1
Outline Number	21-0057
Land Pattern Number	90-0174
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ <sub>JA</sub> )	324.3°C/W
Junction to Case (θ <sub>JC</sub> )	82°C/W
Thermal Resistance, Multilayer Board:	
Junction to Ambient (θ <sub>JA</sub> )	255.9°C/W
Junction to Case (θ <sub>JC</sub> )	81°C/W

#### **6 SOT23**

PACKAGE CODE	U6+1/U6+1A							
Outline Number	21-0058							
Land Pattern Number	90-0175							
Thermal Resistance, Four-Layer Board:	Thermal Resistance, Four-Layer Board:							
Junction to Ambient (θ <sub>JA</sub> )	N/A							
Junction to Case (θ <sub>JC</sub> )	80°C/W							
Thermal Resistance, Multilayer Board:								
Junction to Ambient (θ <sub>JA</sub> )	115°C/W							
Junction to Case (θ <sub>JC</sub> )	80°C/W							

#### **8 SOT23**

PACKAGE CODE	K8SN+1
Outline Number	21-0078
Land Pattern Number	90-0176
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ <sub>JA</sub> )	N/A
Junction to Case $(\theta_{JC})$	80°C/W
Thermal Resistance, Multilayer Board:	
Junction to Ambient (θ <sub>JA</sub> )	180°C/W
Junction to Case $(\theta_{JC})$	60°C/W

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

#### **Electrical Characteristics**

( $V_{CC1}$  = 0.8V to 5.5V,  $V_{CC2}$  = 0.8V to 5.5V, GND = 0V,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
Supply Voltage	V <sub>CC</sub>		0.8		5.5	V			
	la a c	V <sub>CC1</sub> < 5.5V all I/O connections open, outputs not asserted		15	39				
Supply Current	I <sub>CC1</sub>	V <sub>CC1</sub> < 3.6V all I/O connections open, outputs not asserted		10	28	]			
зирріу Сипені	lana	V <sub>CC2</sub> < 3.6V all I/O connections open, outputs not asserted		4	11	μA			
	I <sub>CC2</sub>	V <sub>CC2</sub> < 2.75V all I/O connections open, outputs not asserted		3	9				
		L (falling)	4.500	4.625	4.750				
		M (falling)	4.250	4.375	4.500				
		T (falling)	3.000	3.075	3.150				
		S (falling)	2.850	2.925	3.000				
V <sub>CC1</sub> Reset Threshold	V <sub>TH1</sub>	R (falling)	2.550	2.625	2.700	٧			
		Z (falling)	2.250	2.313	2.375				
		Y (falling)	2.125	2.188	2.250				
		W (falling)	1.620	1.665	1.710				
		V (falling)	1.530	1.575	1.620				
		T (falling)	3.000	3.075	3.150				
		S (falling)	2.850	2.925	3.000				
		R (falling)	2.550	2.625	2.700				
		Z (falling)	2.250	2.313	2.375	]			
		Y (falling)	2.125	2.188	2.250	]			
		W (falling)	1.620	1.665	1.710	1			
V <sub>CC2</sub> Reset Threshold	V <sub>TH2</sub>	V (falling)	1.530	1.575	1.620	V			
		I (falling)	1.350	1.388	1.425	1			
		H (falling)	1.275	1.313	1.350				
		G (falling)	1.080	1.110	1.140				
		F (falling)	1.020	1.050	1.080				
		E (falling)	0.810	0.833	0.855				
		D (falling)	0.765	0.788	0.810	1			

www.maximintegrated.com Maxim Integrated | 3

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

## **Electrical Characteristics (continued)**

 $(V_{CC1} = 0.8V \text{ to } 5.5V, V_{CC2} = 0.8V \text{ to } 5.5V, \text{ GND } = 0V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Reset Threshold Tempco	ΔV <sub>TH</sub> /°C			20		ppm/°C	
Reset Threshold Hysteresis	V <sub>HYST</sub>	Referenced to V <sub>TH</sub> typical		0.5		%	
V <sub>CC</sub> to Reset Output Delay	t <sub>RD</sub>	$V_{CC1} = (V_{TH1} + 100 \text{mV}) \text{ to } (V_{TH1} - 100 \text{mV}) \text{ or } V_{CC2} = (V_{TH2} + 75 \text{mV}) \text{ to } (V_{TH2} - 75 \text{mV})$		20		μs	
		D1	1.1	1.65	2.2		
		D2	8.8	13.2	17.6	1	
		D7 (MAX6797A only)	17.5	26.25	35		
D. IT. J.D.: I		D8 (MAX6797A only)	35	52.5	70	1	
Reset Timeout Period	t <sub>RP</sub>	D3	140	210	280	ms	
		D5	280	420	560	1	
		D6	560	840	1120	1	
		D4	1120	1680	2240	1	
ADJUSTABLE RESET COMPA	RATOR INPU	T (MAX6719A/MAX6720A/MAX6723A-MAX672	27A)				
RSTIN Input Threshold	V <sub>RSTIN</sub>		611	626.5	642	mV	
RSTIN Input Current	I <sub>RSTIN</sub>		-100		+100	nA	
RSTIN Hysteresis				3		mV	
RSTIN to Reset Output Delay	tRSTIND	V <sub>RSTIN</sub> to (V <sub>RSTIN</sub> - 30mV)		22		μs	
POWER-FAIL INPUT (MAX6728							
PFI Input Threshold	V <sub>PFI</sub>		611	626.5	642	mV	
PFI Input Current	I <sub>PFI</sub>		-100	,	+100	nA	
PFI Hysteresis	V <sub>PFH</sub>			3		mV	
PFI to PFO Delay	t <sub>DPF</sub>	(V <sub>PFI</sub> + 30mV) to (V <sub>PFI</sub> - 30mV)		2		μs	
MANUAL-RESET INPUT (MAX		722A/MAX6725A-MAX6729A)		,			
	V <sub>IL</sub>			0.3	3 x V <sub>CC1</sub>	l ,,	
MR Input Voltage	V <sub>IH</sub>		0.7 x V <sub>C</sub>			V	
MR Minimum Pulse Width			1			μs	
MR Glitch Rejection				100		ns	
MR to Reset Delay	t <sub>MR</sub>			200		ns	
MR Pullup Resistance			25	50	80	kΩ	
WATCHDOG INPUT (MAX6721	A-MAX6729A	<b>(</b> )	1			1	
Watchdog Timeout Period	t <sub>WD</sub>	First watchdog period after reset timeout period	35	54	72	s	
<u>-</u>		Normal mode	1.12	1.68	2.24		
WDI Pulse Width	t <sub>WDI</sub>	(Note 2)	50			ns	
M/DL Input Volto = 5	V <sub>IL</sub>		0.3 x V <sub>0</sub>	0.3 x V <sub>CC1</sub>			
WDI Input Voltage	V <sub>IH</sub>	0.7 x V <sub>CC</sub>		C1		V	
WDI Input Current	I <sub>WDI</sub>	V <sub>WDI</sub> = 0V or V <sub>CC1</sub>	-1		+1	μA	

# Dual/Triple, Ultra-Low-Voltage, SOT23 µP Supervisory Circuits

### **Electrical Characteristics (continued)**

 $(V_{CC1} = 0.8V \text{ to } 5.5V, V_{CC2} = 0.8V \text{ to } 5.5V, \text{ GND} = 0V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Note 1)


PARAMETER	MIN	TYP	MAX	UNITS		
RESET/POWER-FAIL OUTPUTS	3					
		$V_{CC1}$ or $V_{CC2} \ge 0.8V$ , $I_{SINK} = 1\mu A$ , output asserted			0.3	
DOT/DOT//DOTO/DEG		V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 1.0V, I <sub>SINK</sub> = 50μA, output asserted			0.3	
RST/RST1/RST2/PFO Output Low (Push-Pull or Open-Drain)	V <sub>OL</sub>	V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 1.2V, I <sub>SINK</sub> = 100μA, output asserted			0.3	V
(Fusil-Full of Open-Dialit)		V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 2.7V, I <sub>SINK</sub> = 1.2mA, output asserted			0.3	
		V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA, output asserted			0.4	
DOT/DOT4/DEO		V <sub>CC1</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 200μA, output not asserted	0.8 x V <sub>CC</sub>	1		
RST/RST1/PFO Output High (Push-Pull Only)	V <sub>OH</sub>	V <sub>CC1</sub> ≥ 2.7V, I <sub>SOURCE</sub> = 500μA, output not asserted	0.8 x V <sub>CC</sub>	1		V
(Fusii-Full Offiy)		V <sub>CC1</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA, output not asserted	0.8 x V <sub>CC</sub>	1		
RST2		V <sub>CC1</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 200μA, output not asserted	0.8 x V <sub>CC</sub>	2		
Output High (Push-Pull Only)	V <sub>OH</sub>	V <sub>CC1</sub> ≥ 2.7V, I <sub>SOURCE</sub> = 500μA, output not asserted	0.8 x V <sub>CC</sub>	V <sub>CC2</sub> V		
(i dan-i dii Offiy)		V <sub>CC1</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA, output not asserted	0.8 x V <sub>CC</sub>	2	_	
		V <sub>CC1</sub> ≥ 1.0V, I <sub>SOURCE</sub> = 1μA, reset asserted	0.8 x V <sub>CC</sub>	1		
RST		V <sub>CC1</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 150μA, reset asserted	0.8 x V <sub>CC</sub>	1		
Output High (Push-Pull Only)	V <sub>OH</sub>	V <sub>CC1</sub> ≥ 2.7V, I <sub>SOURCE</sub> = 500μA, reset asserted	0.8 x V <sub>CC</sub>	1		V
		V <sub>CC1</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA, reset asserted	0.8 x V <sub>CC</sub>	1		
		V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 1.8V, I <sub>SINK</sub> = 500μA, reset not asserted			0.3	
RST Output Low (Push-Pull or Open Drain)	V <sub>OL</sub>	V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 2.7V, I <sub>SINK</sub> = 1.2mA, reset not asserted			0.3	V
(Push-Pull of Open Drain)		V <sub>CC1</sub> or V <sub>CC2</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA, reset not asserted	0.4			
RST/RST1/RST2/PFO Output Open-Drain Leakage Current		Output not asserted			0.5	μA
RST Output Open-Drain Leakage Current		Output asserted			0.5	μA

Note 1: Devices tested at T<sub>A</sub> = +25°C. Overtemperature limits are guaranteed by design and not production tested.

Note 2: Parameter guaranteed by design.


#### **Typical Operating Characteristics**


 $(V_{CC1} = 5V, V_{CC2} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 




## **Typical Operating Characteristics (continued)**

 $(V_{CC1} = 5V, V_{CC2} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 







## **Pin Description**

			PI	N					
MAX6715A/ MAX6716A	MAX6717A/ MAX6718A	MAX6719A/ MAX6720A	MAX6721A/ MAX6722A	MAX6723A/ MAX6724A	MAX6725A/ MAX6726A	MAX6727A	MAX6728A/ MAX6729A/ MAX6797A	NAME	FUNCTION
1	1	1	1	1	1	1, 4	1	RST/ RST1	Active-Low Reset Output, Open-Drain or Push-Pull. RST/RST1 changes from high to low when V <sub>CC1</sub> or V <sub>CC2</sub> drops below the selected reset thresholds, RSTIN is below threshold, MR is pulled low, or the watchdog triggers a reset. RST/RST1 remains low for the reset timeout period after V <sub>CC1</sub> /V <sub>CC2</sub> /RSTIN exceed the device reset thresholds, MR goes low to high, or the watchdog triggers a reset. Opendrain outputs require an external pullup resistor. Push-pull outputs are referenced to V <sub>CC1</sub> .

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

# **Pin Description (continued)**

	PIN									
MAX6715A/ MAX6716A	MAX6717A/ MAX6718A	MAX6719A/ MAX6720A	MAX6721A/ MAX6722A	MAX6723A/ MAX6724A	MAX6725A/ MAX6726A	MAX6727A	MAX6728A/ MAX6729A/ MAX6797A	NAME	FUNCTION	
5	_	_	_	_	_	_	_	RST2	Active-Low Reset Output, Open-Drain or Push-Pull. RST2 changes from high to low when V <sub>CC1</sub> or V <sub>CC2</sub> drops below the selected reset thresholds or MR is pulled low. RST2 remains low for the reset timeout period after V <sub>CC1</sub> /V <sub>CC2</sub> exceed the device reset thresholds or MR goes low to high. Open-drain outputs require an external pullup resistor. Push-pull outputs are referenced to V <sub>CC2</sub> .	
2	2	2	2	2	2	2	2	GND	Ground	
3	3	3	3	_	5	5	5	MR	Active-Low Manual-Reset Input. Internal $50k\Omega$ pullup to $V_{CC1}$ . Pull low to force a reset. Reset remains active as long as $\overline{MR}$ is low and for the reset timeout period after $\overline{MR}$ goes high. Leave unconnected or connect to $V_{CC1}$ if unused.	
4	4	4	4	4	6	6	6	V <sub>CC2</sub>	Secondary Supply Voltage Input. Powers the device when it is above V <sub>CC1</sub> and input for secondary reset threshold monitor.	
6	5	6	6	6	8	8	8	V <sub>CC1</sub>	Primary Supply Voltage Input. Powers the device when it is above V <sub>CC2</sub> and input for primary reset threshold monitor.	

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

# **Pin Description (continued)**

			PI	N					
MAX6715A/ MAX6716A	MAX6717A/ MAX6718A	MAX6719A/ MAX6720A	MAX6721A/ MAX6722A	MAX6723A/ MAX6724A	MAX6725A/ MAX6726A	MAX6727A	MAX6728A/ MAX6729A/ MAX6797A	NAME	FUNCTION
_	_	_	5	3	3	3	3	WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and the reset output asserts for the reset timeout period. The internal watchdog timer clears whenever a reset is asserted or WDI sees a rising or falling edge. The watchdog has a long startup period (35s min) after each reset event and a short watchdog timeout period (1.12s min) after the first valid WDI transition. Leave WDI unconnected to disable the watchdog timer. The WDI unconnected-state detector uses a small 200nA current source. Therefore, do not connect WDI to anything that will source more than 50nA.
_	_	5	_	5	7	7	_	RSTIN	Undervoltage Reset Comparator Input. High-impedance input for adjustable reset monitor. The reset output is asserted when RSTIN falls below the 0.626V internal reference voltage. Set the monitored voltage reset threshold with an external resistor-divider network. Connect RSTIN to V <sub>CC1</sub> or V <sub>CC2</sub> if not used.

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

## **Pin Description (continued)**

	PIN									
MAX6715A/ MAX6716A	MAX6717A/ MAX6718A	MAX6719A/ MAX6720A	MAX6721A/ MAX6722A	MAX6723A/ MAX6724A	MAX6725A/ MAX6726A	MAX6727A	MAX6728A/ MAX6729A/ MAX6797A	NAME	FUNCTION	
_	_	_	_	_	_	_	7	PFI	Power-Fail Voltage Monitor Input. High- impedance input for internal power-fail monitor comparator. Connect PFI to an external resistor- divider network to set the power-fail threshold voltage (0.626V typical internal reference voltage). Connect to GND, V <sub>CC1</sub> , or V <sub>CC2</sub> if not used.	
_	_	_	_	_	_	_	4	PFO	Active-Low Power-Fail Monitor Output, Open- Drain or Push-Pull. PFO is asserted low when PFI is less than 0.626V. PFO deasserts without a reset timeout period. Open-drain outputs require an external pullup resistor. Push-pull outputs are referenced to VCC1.	
_	_	_	_	_	4	_	_	RST	Active-High Reset Output, Open-Drain or Push-Pull. RST changes from low to high when V <sub>CC1</sub> or V <sub>CC2</sub> drops below selected reset thresholds, RSTIN is below threshold, MR is pulled low, or the watchdog triggers a reset. RST remains HIGH for the reset timeout period after V <sub>CC1</sub> /V <sub>CC2</sub> /RSTIN exceed the device reset thresholds, MR goes low to high, or the watchdog triggers a reset. Opendrain outputs require an external pullup resistor. Push-pull outputs are referenced to V <sub>CC1</sub> .	

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

#### **Detailed Description**

#### **Supply Voltages**

The MAX6715A–MAX6729A/MAX6797A  $\mu P$  supervisory circuits maintain system integrity by alerting the  $\mu P$  to fault conditions. These ICs are optimized for systems that monitor two or three supply voltages. The output reset state is guaranteed to remain valid while either  $V_{CC1}$  or  $V_{CC2}$  is above 0.8V.

#### **Threshold Levels**

Input-voltage threshold level combinations are indicated by a two-letter code in the *Reset Voltage Threshold Suffix Guide* (Table 1). Contact factory for availability of other voltage threshold combinations.

#### **Reset Outputs**

The MAX6715A-MAX6729A/MAX6797A provide an active-low reset output (RST) and the MAX6725A/ MAX6726A also provide an active-high (RST) output. RST, RST, RST1, and RST2 are asserted when the voltage at either V<sub>CC1</sub> or V<sub>CC2</sub> falls below the voltage threshold level, RSTIN drops below threshold, or  $\overline{MR}$  is pulled low. Once reset is asserted, it stays low for the reset timeout period (see Table 2). If V<sub>CC1</sub>, V<sub>CC2</sub>, or RSTIN goes below the reset threshold before the reset timeout period is completed, the internal timer restarts. The MAX6715A/MAX6717A/MAX6719A/MAX6721A/ MAX6723A/MAX6725A/MAX6727A/MAX6728A contain open-drain reset outputs, while the MAX6716A/ MAX6718A/MAX6720A/MAX6722A/MAX6724A/ MAX6726A/MAX6729A/MAX6797A contain push-pull reset outputs. The MAX6727A provides two separate open-drain RST outputs driven by the same internal logic.

#### **Manual-Reset Input**

Many  $\mu P$ -based products require manual-reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic-low on  $\overline{MR}$  asserts the reset output. Reset remains asserted while  $\overline{MR}$  is low for the reset timeout period ( $t_{RP}$ ) after  $\overline{MR}$  returns high. This input has an internal 50k $\Omega$  pullup resistor to  $V_{CC1}$  and can be left unconnected if not used.  $\overline{MR}$  can be driven with CMOS logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual-reset function; external debounce circuitry is not required. If  $\overline{MR}$  is driven from long cables or if the device is used in a noisy environment, connect a 0.1 $\mu F$  capacitor from  $\overline{MR}$  to GND to provide additional noise immunity.

#### Adjustable Input Voltage

The MAX6719A/MAX6720A and MAX6723A–MAX6727A provide an additional input to monitor a third system voltage. The threshold voltage at RSTIN is typically 626mV. Connect a resistor-divider network to the circuit as shown in Figure 1 to establish an externally controlled threshold voltage,  $V_{\rm EXT\ TH}$ .

$$V_{EXT\ TH} = 626 \text{mV}((R1 + R2)/R2)$$

Low-leakage current at RSTIN allows the use of largevalued resistors resulting in reduced power consumption of the system.

#### **Watchdog Input**

The watchdog monitors  $\mu P$  activity through the watchdog input (WDI). To use the watchdog function, connect WDI to a bus line or  $\mu P$  I/O line. When WDI remains high or low for longer than the watchdog timeout period, the reset output asserts.

The MAX6721A–MAX6729A/MAX6797A include a dual-mode watchdog timer to monitor  $\mu P$  activity. The flexible timeout architecture provides a long period initial watchdog mode, allowing complicated systems to complete lengthy boots, and a short period normal watchdog mode, allowing the supervisor to provide quick alerts when processor activity fails. After each reset event (V\_C\_C power-up/brownout, manual reset, or watchdog reset), there is a long initial watchdog period of 35s minimum. The long watchdog period mode provides an extended time for the system to power-up and fully initialize all  $\mu P$  and system components before assuming responsibility for routine watchdog updates.




Figure 1. Monitoring a Third Voltage

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

The normal watchdog timeout period (1.12s min) begins after the first transition on WDI before the conclusion of the long initial watchdog period (Figure 2). During the normal operating mode, the supervisor will issue a reset pulse for the reset timeout period if the  $\mu P$  does not update the WDI with a valid transition (high-to-low or low-to-high) within the standard timeout period (1.12s min).

Leave WDI unconnected to disable the watchdog timer. The WDI unconnected-state detector uses a small (200nA typ) current source. Therefore, do not connect WDI to anything that will source more than 50nA.

#### **Power-Fail Comparator**

PFI is the noninverting input to a comparator. If PFI is less than  $V_{PFI}$  (626.5mV),  $\overline{PFO}$  goes low. Common uses for the power-fail comparator include monitoring preregulated input of the power supply (such as a battery) or providing an early power-fail warning so software can conduct an orderly system shutdown. It can also be used to monitor supplies other than  $V_{CC1}$  or  $V_{CC2}$  by setting the power-fail threshold with a resistor-divider, as shown in Figure 3. PFI is the input to the power-fail comparator. The typical comparator delay is  $2\mu s$  from PFI to  $\overline{PFO}$ . Connect PFI to ground of  $V_{CC1}$  if unused.




Figure 2. Normal Watchdog Startup Sequence

# Ensuring a Valid Reset Output Down to V<sub>CC</sub> = 0V

The MAX6715A–MAX6729A/MAX6797A are guaranteed to operate properly down to  $V_{CC}=0.8 V.$  In applications that require valid reset levels down to  $V_{CC}=0 V,$  use a pulldown resistor at  $\overline{RST}$  to ground. The resistor value used is not critical, but it must be large enough not to load the reset output when  $V_{CC}$  is above the reset threshold. For most applications,  $100 k\Omega$  is adequate. This configuration does not work for the open-drain outputs of the MAX6715A/MAX6717A/MAX6719A/MAX6721A/MAX6723A/MAX6725A/MAX6727A/MAX6728A. For push-pull, active-high RST output connect the external resistor as a pullup from RST to VCC1.




Figure 3. Using Power-Fail Input to Monitor an Additional Power-Supply a)  $V_{IN}$  is Positive b)  $V_{IN}$  is Negative

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

#### **Applications Information**

# Interfacing to µPs with Bidirectional Reset Pins

Most  $\mu Ps$  with bidirectional reset pins can interface directly to open-drain  $\overline{RST}$  output options. Systems simultaneously requiring a push-pull  $\overline{RST}$  output and a bidirectional reset interface can be in logic contention. To prevent contention, connect a 4.7k $\Omega$  resistor between  $\overline{RST}$  and the  $\mu P$ 's reset I/O port, as shown in Figure 4.

# Adding Hysteresis to the Power-Fail Comparator

The power-fail comparator has a typical input hysteresis of 3mV. This is sufficient for most applications where a power-supply line is being monitored through an external voltage-divider (see the *Power-Fail Comparator* section). If additional noise margin is desired, connect a resistor between  $\overline{\text{PFO}}$  and PFI as shown in Figure 5. Select the values of R1, R2, and R3 so PFI sees  $V_{\text{PFI}}$  (626mV) when  $V_{\text{EXT}}$  falls to its power-fail trip point ( $V_{\text{FAIL}}$ ) and when  $V_{\text{IN}}$  rises to its power-good trip point ( $V_{\text{GOOD}}$ ). The hysteresis window extends between the specified  $V_{\text{FAIL}}$  and  $V_{\text{GOOD}}$  thresholds. R3 adds the additional hysteresis by sinking current from the R1/R2 divider network when  $\overline{\text{PFO}}$  is logic-low and sourcing current into the network when  $\overline{\text{PFO}}$  is logic-high. R3 is typically an order of magnitude greater than R1 or R2.




Figure 4. Interfacing to µPs with Bidirectional Reset I/O

The current through R2 should be at least 2.5 $\mu$ A to ensure that the 100nA (max) PFI input current does not significantly shift the trip points. Therefore, R2 < V<sub>PFI</sub>/10 $\mu$ A < 62 $k\Omega$  for most applications. R3 will provide additional hysteresis for PFO push-pull (V<sub>OH</sub> = V<sub>CC1</sub>) or open-drain (V<sub>OH</sub> = V<sub>PULLUP</sub>) applications.

#### **Monitoring an Additional Power Supply**

These  $\mu P$  supervisors can monitor either positive or negative supplies using a resistor voltage-divider to PFI. PFO can be used to generate an interrupt to the  $\mu P$  or cause reset to assert (Figure 3).

#### Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using the circuit shown in Figure 3. When the negative supply is valid,  $\overline{\text{PFO}}$  is low. When the negative supply voltage drops,  $\overline{\text{PFO}}$  goes high. The circuit's accuracy is affected by the PFI threshold tolerance,  $V_{CC}$ , R1, and R2.

#### **Negative-Going V<sub>CC</sub> Transients**

The MAX6715A–MAX6729A/MAX6797A supervisors are relatively immune to short-duration negative-going  $V_{CC}$  transients (glitches). It is usually undesirable to reset the  $\mu P$  when  $V_{CC}$  experiences only small glitches. The *Typical Operating Characteristics* show Maximum Transient Duration vs. Reset Threshold Overdrive, for which reset pulses are not generated. The graph was produced using negative-going  $V_{CC}$  pulses, starting above  $V_{TH}$  and ending below the reset threshold by the




Figure 5. Adding Hysteresis to Power-Fail for Push-Pull PFO

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP Supervisory Circuits

magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a negative-going  $V_{CC}$  transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. A  $0.1\mu F$  bypass capacitor mounted close to the  $V_{CC}$  pin provides additional transient immunity.

#### **Watchdog Software Considerations**

Setting and resetting the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low, helps the watchdog timer to closely monitor software execution. This technique avoids a "stuck" loop where the watchdog timer continues to be reset within the loop, keeping the watchdog from timing out. Figure 6 shows an example flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine, the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued.





Figure 6. Watchdog Flow Diagram

# **Functional Diagram**



#### **Selector Guide**

PART NUMBER	NUMBER OF VOLTAGE MONITORS	OPEN- DRAIN RESET	OPEN- DRAIN RESET	PUSH- PULL RESET	PUSH- PULL RESET	MANUAL RESET	WATCH- DOG INPUT	POWER-FAIL INPUT/ OUTPUT
MAX6715A	2	2	_	_	_	√	_	_
MAX6716A	2	_	_	2	_	√	_	_
MAX6717A	2	1	_	_	_	√	_	_
MAX6718A	2	_	_	1	_	√	_	_
MAX6719A	3	1	_	_	_	√	_	_
MAX6720A	3	_	_	1	_	√	_	_
MAX6721A	2	1	_	_	_	√	√	_
MAX6722A	2	_	_	1	_	√	√	_
MAX6723A	3	1	_	_	_	_	√	_
MAX6724A	3	_	_	1	_	_	√	_
MAX6725A	3	1	1	_	_	√	√	_
MAX6726A	3	_	_	1	1	√	√	_
MAX6727A	3	2	_	_	_	√	√	_
MAX6728A	2	1	_	_	_	√	√	√ (open drain)
MAX6729A	2	_	_	1	_	√	√	√ (push-pull)
MAX6797A	2	_	_	1	_	√	√	√ (open drain)

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
<b>MAX6715A</b> UTD_+T	-40°C to +125°C	6 SOT23
<b>MAX6716A</b> UTD_+T	-40°C to +125°C	6 SOT23
<b>MAX6717A</b> UKD_+T	-40°C to +125°C	5 SOT23
MAX6718AUKD_+T	-40°C to +125°C	5 SOT23
<b>MAX6719A</b> UTD_+T	-40°C to +125°C	6 SOT23
MAX6719AUTD_/V+T*	-40°C to +125°C	6 SOT23
MAX6719AUTTWD1/V+T	-40°C to +125°C	6 SOT23
MAX6720AUTD_+T	-40°C to +125°C	6 SOT23
<b>MAX6721A</b> UTD_+T	-40°C to +125°C	6 SOT23

PART	TEMP RANGE	PIN-PACKAGE
<b>MAX6722A</b> UTD_+T	-40°C to +125°C	6 SOT23
<b>MAX6723A</b> UTD_+T	-40°C to +125°C	6 SOT23
<b>MAX6724A</b> UTD_+T	-40°C to +125°C	6 SOT23
<b>MAX6725A</b> KAD_+T	-40°C to +125°C	8 SOT23
<b>MAX6726A</b> KAD_+T	-40°C to +125°C	8 SOT23
<b>MAX6727A</b> KAD_+T	-40°C to +125°C	8 SOT23
<b>MAX6728A</b> KAD_+T	-40°C to +125°C	8 SOT23
<b>MAX6729A</b> KAD_+T	-40°C to +125°C	8 SOT23
<b>MAX6797A</b> KAD_+T	-40°C to +125°C	8 SOT23

**Note:** The first " $\_$ " are placeholders for the threshold voltage levels of the devices. Desired threshold levels are set by the part number suffix found in the Reset Voltage Threshold Suffix Guide. The " $\_$ " after the D is a placeholder for the reset timeout delay time. Desired delay time is set using the timeout period suffix found in the Reset Timeout Period Suffix Guide. For example, the MAX6716AUTLTD3-T is a dual-voltage supervisor  $V_{TH1} = 4.625V$ ,  $V_{TH2} = 3.075V$ , and 210ms (typ) timeout period.

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Table 1. Reset Voltage Threshold Suffix Guide\*\*

PART NUMBER SUFFIX ()	V <sub>CC1</sub> NOMINAL VOLTAGE THRESHOLD (V)	V <sub>CC2</sub> NOMINAL VOLTAGE THRESHOLD (V)
LT	4.625	3.075
MS	4.375	2.925
MR	4.375	2.625
TZ	3.075	2.313
SY	2.925	2.188
RY	2.625	2.188
TW	3.075	1.665
SV	2.925	1.575
RV	2.625	1.575
TI	3.075	1.388
SH	2.925	1.313
RH	2.625	1.313
TG	3.075	1.110
SF	2.925	1.050
RF	2.625	1.050
TE	3.075	0.833
SD	2.925	0.788
RD	2.625	0.788
ZW	2.313	1.665
YV	2.188	1.575
ZI	2.313	1.388
YH	2.188	1.313
ZG	2.313	1.110
YF	2.188	1.050
ZE	2.313	0.833
YD	2.188	0.788
WI	1.665	1.388
VH	1.575	1.313
WG	1.665	1.110
VF	1.575	1.050
WE	1.665	0.833
VD	1.575	0.788


Note: Standard versions are shown in bold and are available in a D3 timeout option only. Standard versions require 2500-piece-order increments and are typically held in sample stock. There is a 10,000 order increment on nonstandard versions. Other threshold voltages may be available; contact factory for availability.

**Table 2. Reset Timeout Period Suffix Guide** 

TIMEOUT	ACTIVE TIMEOUT PERIOD			
PERIOD SUFFIX	MIN (ms)	MAX (ms)		
D1	1.1	2.2		
D2	8.8	17.6		
D7 <sup>†</sup>	17.5	35.0		
D8†	35.0	70.0		
D3	140	280		
D5	280	560		
D6	560	1120		
D4	1120	2240		

†D7 and D8 timeout periods are only available for the MAX6797A.

## **Pin Configurations**



### **Chip Information**

PROCESS: BiCMOS

# Dual/Triple, Ultra-Low-Voltage, SOT23 μP **Supervisory Circuits**

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/06	Initial release	_
1	7/06	Updated Ordering Information	1, 15
2	6/08	Added the MAX6797A to Ordering Information, Electrical Characteristics, Pin Description, Detailed Description, Figures 4 and 5, Selector Guide, Table 2, Pin Configurations	1, 2, 6–11, 12, 15–17
3	9/08	Updated Selector Guide	15
4	3/14	Added automotive part to the Ordering Information table	1
5	10/17	Added AEC qualfication statement to <i>Benefits and Features</i> section and updated <i>Ordering Information</i> table	1, 17
6	7/19	Updated Package Information section	2, 17

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.