$0.5\Omega/0.8\Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP

Absolute Maximum Ratings

(All Voltages Referenced to GND)	
V+, IN	0.3V to +6V
COM_, NO_, NC_ (Note1)	0.3V to (V+ + 0.3V)
Continuous Current NO_, NC_, COM	±300mA
Peak Current NO_, NC_, COM_	
(pulsed at 1ms, 50% duty cycle)	±400mA
Peak Current NO_, NC_, COM_	
pulsed at 1ms, 10% duty cycle)	±500mA

Continuous Power Dissipation (T _A = +70°C)
10-Pin TDFN (derate 18.5mW/°C above +70°C)1482mW
12-Bump UCSP (derate 11.4mW/°C above +70°C)909mW
10-Pin μMAX (derate 5.6mW/°C above +70°C)444mW
Operating Temperature Ranges40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Bump Temperature (soldering) (Note 2)
Infared (15s)+220°C
Vapor Phase (60s)+215°C

- Note 1: Signals on NO_, NC_, and COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect

Package Information

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
12 UCSP	B12-4	21-0104
10 TDFN-EP	T1033-1	21-0137
10 μMAX	U10-2	21-0061

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Electrical Characteristics—+3V Supply

 $(V+ = +2.7V \text{ to } +3.3V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at +3V and +25°C.) (Notes 3, 9, 10)

PARAMETER	SYMBOL	CONDITIONS		TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH								
Analog Signal Range	V _{NO} _, V _{NC} _, V _{COM} _			E	0		V+	V
			MAX4684	+25°C		0.3	0.5	
NC_ On-Resistance	NC_ On-Resistance $R_{ON/NC}$ $V+ = 2.7V; I_{COM} = 100 \text{mA};$	Е			0.5	Ω		
(Note 4)		V _{NC} _= 0 to V+	MAX4685 +2	+25°C		0.45	0.8	12
				Е			0.8	1
NO On-Resistance		V+ = 2.7V; I _{COM} = 100mA		+25°C		0.45	0.8	Ω
(Note 4)	R _{ON(NO)}	V _{NO} _ = 0 to V+		Е			0.8	8 0
On-Resistance Match Between Channels	ΔR _{ON}	V+ = 2.7V; I _{COM} _ = 100mA	V+ = 2.7V; I _{COM} = 100mA; V _{NO} or V _{NC} = 1.5V				0.06	Ω
(Notes 4, 5)	AIXON	V_{NO} or V_{NC} = 1.5V					0.06	32
NC On-Resistance		V+ = 2.7V; I _{COM} = 100mA; MAX4684 V _{NC} _ = 0 to V+ MAX4685		Е			0.15	Ω
Flatness (Note 6)	R _{FLAT} (NC)			E		·	0.35	72
NO_ On-Resistance Flatness (Note 6)	R _{FLAT (NO)}	V+ = 2.7V; I _{COM} = 100mA; V _{NO} _= 0 to V+		Е			0.35	Ω

$0.5\Omega/0.8\Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP

Electrical Characteristics—+3V Supply (continued)


 $(V + = +2.7V \text{ to } +3.3V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at +3V and +25°C.) (Notes 3, 9, 10)


PARAMETER	SYMBOL	CONDITIONS		TA	MIN	TYP	MAX	UNITS
NO_ or NC_ Off-	I _{NO} _(OFF) or	V+ = 3.3V; V _{NO} or V _{NC} = 3V, 0.3V; V _{COM} = 0.3V, 3V		+25°C	-1		1	A
Leakage Current (Note 7)	I _{NC} (OFF)			Е	E -10		10	nA
COM On Laskana		V+ = 3.3V; V _{NO} (V+ = 3.3V; V _{NO} or V _{NC} = 3V, 0.3V,		-2		2	
COM_ On-Leakage Current (Note 7)	I _{COM} _(ON)	or unconnected; V unconnected	$COM_{=} = 3V, 0.3V, \text{ or}$	Е	-20		20	nA
DYNAMIC CHARACTE	RISTICS							
Turn-On Time	t _{ON}	V+ = 2.7V, V _{NO} _				30	50	ns
Tunn on time	SON	$R_L = 50\Omega; C_L = 35$	5pF; Figure 2	Е			60	110
Turn-Off Time	toff	$V + = 2.7V, V_{NO_{-}}$	or V _{NC} _ = 1.5V;	+25°C		25	30	ns
	011	$R_L = 50\Omega; C_L = 38$	<u> </u>	Е			40	
Break-Before-Make Delay	t _{BBM}	$V+ = 2.7V, V_{NO_},$ $R_L = 50\Omega; C_L = 35$	or V _{NC} _ = 1.5V; 5pF; Figure 3	E	2	15		ns
Charge Injection	Q	$COM_{=} 0; R_{S} = 0$); C _L = 1nF; Figure 4	+25°C		200		рC
Off-Isolation (Note 8)	V _{ISO}	$C_L = 5pF; R_L = 50$ $V_{COM} = 1V_{RMS};$	$C_L = 5pF; R_L = 50\Omega; f = 100kHz;$ $V_{COM} = 1V_{RMS}; Figure 5$			-64		dB
Crosstalk	V _{CT}	C_L = 5pF; R_L = 50 Ω ; f = 100kHz; V_{COM} = 1 V_{RMS} ; Figure 5		+25°C		-68		dB
Total Harmonic Distortion	THD	R _L = 600Ω, IN_ = 2Vp-p, f = 20Hz to 20kHz		+25°C		0.03		%
NC_ Off-Capacitance	C _{NC_(OFF)}	f = 1MHz; Figure 6	6	+25°C		84		pF
NO_ Off-Capacitance	C _{NO_(OFF)}	f = 1MHz; Figure (6	+25°C		37		pF
NC_ On-Capacitance	C _{NC_(ON)}	f = 1MHz; Figure 6	6	+25°C		190		pF
NO_ On-Capacitance	C _{NO_(ON)}	f = 1MHz; Figure 6	6	+25°C		150		pF
DIGITAL I/O								
Input Logic High	V _{IH}			E	1.4			V
Input Logic Low	V _{IL}			Е			0.5	V
IN_ Input Leakage	Input Leakage MAX4684/MAX4685		-	-1000		+1000		
Current	I _{IN} _	V_{IN} = 0 or V+ MAX4684A		E	-20		+20	nA
POWER SUPPLY								
Power-Supply Range	V+			E	1.8		5.5	V
Supply Current (Note 4)	l+	V+ = 5.5V; V _{IN} = 0 or V+		+25°C E	-50	0.04	50	nA
			7 - 3.5 v, v _{IN} 0 01 v i		-200		200	",


- **Note 3:** The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value a maximum.
- Note 4: Guaranteed by design.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$, between NC1 and NC2 or between NO1 and NO2.
- **Note 6:** Flatness is dèfined as the différence between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- **Note 7:** Leakage parameters are 100% tested at $T_A = +85^{\circ}C$, and guaranteed by correlation over rated temperature range.
- **Note 8:** Off-isolation = $20log_{10}$ (V_{COM} / V_{NO}), V_{COM} = output, V_{NO} = input to off switch.
- **Note 9:** UCSP and TDFN parts are 100% tested at +25°C only and guaranteed by design and correlation at the full hot-rated temperature.
- Note 10: -40°C specifications are guaranteed by design.


Typical Operating Characteristics


(T_A = +25°C, unless otherwise noted.)

























Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)



Pin Configurations/Functional Diagrams/Truth Table



Pin Description

NAME		PIN	FUNCTION
NAME	UCSP	μMAX/TDFN	FUNCTION
NC_	A1, C1	5, 7	Analog Switch—Normally Closed Terminal
IN_	A2, C2	4, 8	Digital Control Input
COM_	A3, C3	3, 9	Analog Switch—Common Terminal
NO_	A4, C4	2, 10	Analog Switch—Normally Open Terminal
V+	B4	1	Positive Supply Voltage Input
GND	B1	6	Ground
EP	_	_	Exposed Pad. Connect EP to GND (for TDFN only.)

$0.5\Omega/0.8\Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP

Detailed Description

The MAX4684/MAX4685 are low on-resistance, lowvoltage, dual SPDT analog switches that operate from a +1.8V to +5.5V supply. The devices are fully specified for nominal 3V applications. The MAX4684/MAX4685 have break-before-make switching and fast switching speeds $(t_{ON} = 50 \text{ns max}, t_{OFF} = 40 \text{ns max}).$

The MAX4684 offers asymmetrical normally closed (NC) and normally open (NO) RON for applications that require asymmetrical loads (examples include speaker headsets and internal speakers). The part features a 0.5Ω max R_{ON} for its NC switch and a 0.8Ω max RON for its NO switch at the 2.7V supply. The MAX4685 features a 0.8Ω max on-resistance for both NO and NC switches at the +2.7V supply.

Applications Information

Digital Control Inputs

The MAX4684/MAX4685 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, IN may be driven low to GND and high to 5.5V. Driving IN_ rail-to-rail minimizes power consumption. Logic levels for a +1.8V supply are 0.5V (low) and 1.4V (high).

Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) are passed with very little change in onresistance (see Typical Operating Characteristics). The switches are bidirectional, so the NO_, NC_, and COM_ pins can be either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to <20mA, add a small signal diode (D1) as shown in Figure 1. Adding a protection diode reduces the analog range to a diode drop (about 0.7V) below V+ (for D1). RON increases slightly at low

supply voltages. Maximum supply voltage (V+) must not exceed +6V. Protection diode D1 also protects against some overvoltage situations. No damage will result on Figure 1's circuit if the supply voltage is below the absolute maximum rating applied to an analog signal pin.

UCSP Package Consideration

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Ultra-Chip-Board-Scale Package).

UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maximintegrated.com.




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

www.maximintegrated.com Maxim Integrated | 8

Test Circuits/Timing Diagrams (continued)




Figure 5. On-Loss, Off-Isolation, and Crosstalk




Figure 6. Channel Off/On-Capacitance

Ordering Information

PART	TEMP RANGE	PIN/BUMP- PACKAGE	TOP MARK
MAX4684EBC+T	-40°C to +85°C	12 UCSP*	AAF
MAX4684ETB+T	-40°C to +85°C	10 TDFN-EP**	AAG
MAX4684EUB+T	-40°C to +85°C	10 µMAX®	_
MAX4684AEBC+T	-40°C to +85°C	12 UCSP*	AEJ
MAX4685EBC+T	-40°C to +85°C	12 UCSP*	AAG
MAX4685ETB+T	-40°C to +85°C	10 TDFN-EP**	AAH
MAX4685EUB+T	-40°C to +85°C	10 μMAX	_

+Denotes a lead(Pb)-free/RoHS-compliant package.

Note: Requires special solder temperature profile described in the Absolute Maximum Ratings section.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.

**EP = Exposed Pad T = Tape and reel.

Chip Information

PROCESS: BICMOS

MAX4684/MAX4685

$0.5\Omega/0.8\Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
3	2/03	Added TDFN packaging, noted parts are now UCSP qualified	_
4	1/09	Added lead-free packaging and exposed pad note	1, 2, 6–9
5	10/19	Updated the <i>Electrical Characteristics</i> table and added MAX4684AEBC+T to the <i>Ordering Information</i> table	3, 9

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.