
ABSOLUTE MAXIMUM RATINGS

| (Note 1) |
|--|
| V _{CC} to GND0.5V to 7.5V |
| TTL Input Voltage –0.5V to 7.5V |
| V_{OUT} , REF0.5V to V_{CC} + 0.5V |
| Maximum Junction Temperature 125°C |
| Operating Temperature Range |
| LTC1655C/LTC1655LC 0°C to 70°C |
| LTC1655I/LTC1655LI –40°C to 85°C |
| Storage Temperature Range –65°C to 150°C |
| Lead Temperature (Soldering, 10 sec) 300°C |
| |

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 4.5V to 5.5V (LTC1655), V_{CC} = 2.7V to 5.5V (LTC1655L); V_{OUT} unloaded, REF unloaded, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|--------------------|---------------------------|--|---|------------|--------------|--------------|------------|
| DAC | | | | | | | |
| | Resolution | | • | 16 | | | Bits |
| | Monotonicity | | • | 16 | | | Bits |
| DNL | Differential Nonlinearity | Guaranteed Monotonic (Note 2) LTC1655, REF = 2.2V, V _{CC} = 5V (Note 8) (External) LTC1655L, REF = 2.2V, V _{CC} = 5V (Note 8) (External) | • | | ±0.3 ±0.5 | ±1.0 ±1.0 | LSB LSB |
| INL | Integral Nonlinearity | LTC1655, REF = 2.2V, V _{CC} = 5V (Note 8) (External) LTC1655L, REF = 2.2V, V _{CC} = 5V (Note 8) (External) | • | | ±8 ±8 | ±20 ±20 | LSB LSB |
| ZSE | Zero Scale Error | LTC1655 LTC1655L | • | 0 0 | | 3.0 3.5 | mV mV |
| V _{OS} | Offset Error | Measured at Code 200 LTC1655, REF = 2.2V, V_{CC} = 5V (Note 8) (External) LTC1655L, REF = 1.3V, V_{CC} = 2.7V (Note 8) (External) | • | | ±0.5 ±0.5 | ±3.0 ±3.5 | mV mV |
| V _{OS} TC | Offset Error Tempco | | | | ±5 | | μV/°C |
| | Gain Error | REF = 2.2V (External), V _{CC} = 5V (Note 8) | • | | ±5 | ±16 | LSB |
| | Gain Error Drift | | | | 0.5 | | ppm/°C |
| Power Su | pply | | | | | | |
| V _{CC} | Positive Supply Voltage | For Specified Performance LTC1655 LTC1655L | • | 4.5 2.7 | | 5.5 5.5 | V V |
| I _{CC} | Supply Current | (Note 3) | | | 600 | 1200 | μА |

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 4.5V to 5.5V (LTC1655), V_{CC} = 2.7V to 5.5V (LTC1655L); V_{OUT} unloaded, REF unloaded, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|-----------------|--|---|---|----------------------------------|----------------|--|------------------|
| | C Performance | | | | | | |
| | Short-Circuit Current Low | V _{OUT} Shorted to GND LTC1655 LTC1655L | • | | 70 70 | 120 140 | mA mA |
| | Short-Circuit Current High | V _{OUT} Shorted to V _{CC} LTC1655 LTC1655L | • | | 80 70 | 140 150 | mA mA |
| | Output Impedance to GND | Input Code = 0 LTC1655 LTC1655L | • | | 40 70 | 120 160 | Ω Ω |
| | Output Line Regulation | Input Code = 65535, with Internal Reference | | | | ±3 | mV/V |
| AC Perfor | mance | | | | | | |
| | Voltage Output Slew Rate | (Note 4) | • | ±0.3 | ±0.7 | | V/µs |
| | Voltage Output Settling Time | (Note 4) to 0.0015% (16-Bit Settling Time), $V_{CC} = 5V$ (Note 4) to 0.012% (13-Bit Settling Time), $V_{CC} = 5V$ | | | 20 10 | | μs μs |
| | Digital Feedthrough | (Note 5) | | | 0.3 | | nV-s |
| | Midscale Glitch Impulse | DAC Switched Between 8000 _H and 7FFF _H | | | 12 | | nV-s |
| | Output Voltage Noise Spectral Density | LTC1655, At 1kHz LTC1655L, At 1kHz | | | 280 220 | | nV√Hz nV√Hz |
| Reference | e Output | | | | | | |
| | Reference Output Voltage | LTC1655 LTC1655L | • | 2.036 1.240 | 2.048 1.250 | 2.060 1.260 | V V |
| | Reference Input Range | (Notes 6, 7) LTC1655 LTC1655L | | 2.2 1.3 | | V _{CC} /2 V _{CC} /2 | V V |
| | Reference Output Tempco | LTC1655 LTC1655L | | | 5 10 | | ppm/°C ppm/°C |
| | Reference Input Resistance | LTC1655, REF Overdriven to 2.2V LTC1655L, REF Overdriven to 1.3V | • | 8.5 7.0 | 13 13 | | kΩ kΩ |
| | Reference Short-Circuit Current | | • | | 40 | 100 | mA |
| | Reference Output Line Regulation | | | | | ±1.5 | mV/V |
| | Reference Load Regulation | I _{0UT} = 100μA | • | | | 5 | mV/A |
| | Reference Output Voltage Noise Spectral Density | LTC1655, At 1kHz LTC1655L, At 1kHz | | | 150 115 | | nV√Hz nV√Hz |
| Digital I/O |) | | | | | | |
| V _{IH} | Digital Input High Voltage | LTC1655 LTC1655L | • | 2.4 2.0 | | | V V |
| V _{IL} | Digital Input Low Voltage | LTC1655 LTC1655L | • | | | 0.8 0.6 | V V |
| V _{OH} | Digital Output High Voltage | LTC1655, I _{OUT} = -1mA LTC1655L, I _{OUT} = -1mA | • | $V_{CC} - 1.0$ $V_{CC} - 0.7$ | | | V V |
| V _{OL} | Digital Output Low Voltage | LTC1655, I _{OUT} = 1mA LTC1655L, I _{OUT} = 1mA | • | | | 0.4 0.4 | V V |



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 4.5V to 5.5V (LTC1655), V_{CC} = 2.7V to 5.5V (LTC1655L); V_{OUT} unloaded, REF unloaded, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|-------------------|------------------------------------|---|---|----------|-----|------------|----------|
| I _{LEAK} | Digital Input Leakage | $V_{IN} = GND$ to V_{CC} | • | | | ±10 | μA |
| CIN | Digital Input Capacitance | (Note 7) | | | | 10 | pF |
| Switching | · | | | | | | |
| t ₁ | D _{IN} Valid to CLK Setup | LTC1655 LTC1655L | • | 40 60 | | | ns ns |
| t ₂ | D _{IN} Valid to CLK Hold | LTC1655 LTC1655L | • | 0 0 | | | ns ns |
| t ₃ | CLK High Time | LTC1655 LTC1655L | • | 40 60 | | | ns ns |
| t ₄ | CLK Low Time | LTC1655 LTC1655L | • | 40 60 | | | ns ns |
| t ₅ | CS/LD Pulse Width | LTC1655 LTC1655L | • | 50 80 | | | ns ns |
| t ₆ | LSB CLK to CS/LD | LTC1655 LTC1655L | • | 40 60 | | | ns ns |
| t ₇ | CS/LD Low to CLK | LTC1655 LTC1655L | • | 20 30 | | | ns ns |
| t ₈ | D _{OUT} Output Delay | LTC1655, C _{LOAD} = 15pF LTC1655L, C _{LOAD} = 15pF | • | 20 20 | | 120 300 | ns ns |
| t9 | CLK Low to CS/LD Low | LTC1655 LTC1655L | • | 20 30 | | | ns ns |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Nonlinearity is defined from code 128 to code 65535 (full scale). See Applications Information.

Note 3: DAC switched between all 1s and all 0s. $V_{FS} = 4.096V$.

Note 4: Digital inputs at 0V or V_{CC} .


Note 5: Part is clocked with pin toggling between 1s and 0s, \overline{CS}/LD is low. **Note 6:** Reference can be overdriven (see Applications Information). **Note 7:** Guaranteed by design. Not subject to test.

Note 8: Guaranteed by correlation for other reference and supply conditions.




TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{CC} = 5V$ (LTC1655), $V_{CC} = 3V$ (LTC1655L) unless otherwise noted.



LTC1655 Integral Nonlinearity




LTC1655 Minimum Supply Headroom for Full Output Swing vs Load Current




1.0 0.8 DIFFERENTIAL NONLINEARITY (LSB) 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1.0 0 16,384 32,768 49,152 65,535 DIGITAL INPUT CODE 1655/55L G01a

LTC1655L Differential Nonlinearity

LTC1655L Integral Nonlinearity



LTC1655L Minimum Supply Headroom for Full Output Swing vs Load Current





1655/55L G03a




TYPICAL PERFORMANCE CHARACTERISTICS

 V_{CC} = 5V (LTC1655), V_{CC} = 3V (LTC1655L) unless otherwise noted.






LTC1655L Full-Scale Voltage vs Temperature




LTC1655L Offset vs Temperature






TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{CC} = 5V$ (LTC1655), $V_{CC} = 3V$ (LTC1655L) unless otherwise noted.




LTC1655 Supply Current vs Temperature




LTC1655 Large-Signal Transient Response






LTC1655L Supply Current vs Temperature



LTC1655L Large-Signal Transient Response



PIN FUNCTIONS

CLK (Pin 1): The TTL Level Input for the Serial Interface Clock.

 D_{IN} (Pin 2): The TTL Level Input for the Serial Interface Data. Data on the D_{IN} pin is latched into the shift register on the rising edge of the serial clock and is loaded MSB first. The LTC1655/LTC1655L requires a 16-bit word.

 $\overline{\text{CS}/\text{LD}}$ (Pin 3): The TTL Level Input for the Serial Interface Enable and Load Control. When $\overline{\text{CS}/\text{LD}}$ is low, the CLK signal is enabled, so the data can be clocked in. When $\overline{\text{CS}/\text{LD}}$ is pulled high, data is loaded from the shift register into the DAC register, updating the DAC output.


 $D_{OUT}\,(Pin\,4)$: Output of the Shift Register. Becomes valid on the rising edge of the serial clock and swings from GND to $V_{CC}.$

GND (Pin 5): Ground.

REF (Pin 6): Reference. Output of the internal reference is 2.048V (LTC1655), 1.25V (LTC1655L). There is a gain of two from this pin to the output. The reference can be overdriven from 2.2V to $V_{CC}/2$ (LTC1655) and 1.3V to $V_{CC}/2$ (LTC1655L). When tied to $V_{CC}/2$, the output will swing from GND to V_{CC} . The output can only swing to within its offset specification of V_{CC} (see Applications Information).

 V_{OUT} (Pin 7): Deglitched Rail-to-Rail Voltage Output. V_{OUT} clears to 0V on power-up.

 V_{CC} (Pin 8): Positive Supply Input. 4.5V $\leq V_{CC} \leq 5.5V$ (LTC1655), 2.7V $\leq V_{CC} \leq 5.5V$ (LTC1655L). Requires a 0.1µF bypass capacitor to ground.



TIMING DIAGRAM



DEFINITIONS

Differential Nonlinearity (DNL): The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows:

 $\mathsf{DNL} = (\Delta \mathsf{V}_{\mathsf{OUT}} - \mathsf{LSB})/\mathsf{LSB}$

Where ΔV_{OUT} is the measured voltage difference between two adjacent codes.

Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in (nV)(sec).

Full-Scale Error (FSE): The deviation of the actual fullscale voltage from ideal. FSE includes the effects of offset and gain errors (see Applications Information).

Gain Error (GE): The difference between the full-scale output of a DAC from its ideal full-scale value after offset error has been adjusted.

Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (Endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the

lowest code that guarantees the output will be greater than zero. The INL error at a given input code is calculated as follows:

 $\mathsf{INL} = [\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{OS}} - (\mathsf{V}_{\mathsf{FS}} - \mathsf{V}_{\mathsf{OS}})(\mathsf{code}/\mathsf{65535})]/\mathsf{LSB}$

Where V_{OUT} is the output voltage of the DAC measured at the given input code.

Least Significant Bit (LSB): The ideal voltage difference between two successive codes.

 $LSB = 2V_{REF}/65536$

Resolution (n): Defines the number of DAC output states (2ⁿ) that divide the full-scale range. Resolution does not imply linearity.

Voltage Offset Error (V_{OS}): Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information).

For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.

OPERATION

Serial Interface

The data on the D_{IN} input is loaded into the shift register on the rising edge of the clock. The MSB is loaded first. The DAC register loads the data from the shift register when \overline{CS}/LD is pulled high. The clock is disabled internally when \overline{CS}/LD is high. Note: CLK must be low before \overline{CS}/LD is pulled low to avoid an extra internal clock pulse. The input word must be 16 bits wide.

The buffered output of the 16-bit shift register is available on the D_{OUT} pin which swings from GND to $V_{CC}.$

Multiple LTC1655s/LTC1655Ls may be daisy-chained together by connecting the D_{OUT} pin to the D_{IN} pin of the next chip while the clock and \overline{CS}/LD signals remain common to all chips in the daisy chain. The serial data is clocked to all

of the chips, then the $\overline{\text{CS}}/\text{LD}$ signal is pulled high to update all of them simultaneously. The shift register and DAC register are cleared to all 0s on power-up.

Voltage Output

The LTC1655/LTC1655L rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 600mV of the positive supply voltage or ground. The output stage is equipped with a deglitcher that gives a midscale glitch of 12nV-s. At powerup, the output clears to 0V.

The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of 40Ω (70Ω for the LTC1655L) when driving a load to the rails. The output can drive 1000pF without going into oscillation.



APPLICATIONS INFORMATION

Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at OV as shown in Figure 1b.

Similarly, limiting can occur near full-scale when the REF pin is tied to $V_{CC}/2$. If $V_{REF} = V_{CC}/2$ and the DAC full-scale

error (FSE) is positive, the output for the highest codes limits at V_{CC} as shown in Figure 1c. No full-scale limiting can occur if V_{REF} is less than ($V_{CC} - FSE$)/2.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





Figure 1. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When V_{REF} = V_{CC}/2



TYPICAL APPLICATIONS

This circuit shows how to use an LTC1655 to make an optoisolated digitally controlled 4mA to 20mA process controller. The controller circuitry, including the optoisolation, is powered by the loop voltage that can have a wide range of 6V to 30V. The 2.048V reference output of the LTC1655 is used for the 4mA offset current and V_{OUT}

is used for the digitally controlled 0mA to 16mA current. R_S is a sense resistor and the op amp modulates the transistor Q1 to provide the 4mA to 20mA current through this resistor. The potentiometers allow for offset and full-scale adjustment. The control circuitry dissipates well under the 4mA budget at zero scale.




An Isolated 4mA to 20mA Process Controller



TYPICAL APPLICATIONS

This circuit shows how to make a bipolar output 16-bit DAC with a wide output swing using an LTC1655 and an LT1077. R1 and R2 resistively divide down the LTC1655 output and an offset is summed in using the LTC1655 onboard 2.048V reference and R3 and R4. R5 ensures that

the onboard reference is always sourcing current and never has to sink any current even when V_{OUT} is at full scale. The LT1077 output will have a wide bipolar output swing of -4.096V to 4.096V as shown in the figure below. With this output swing 1LSB = 125μ V.



A Wide Swing, Bipolar Output 16-Bit DAC






TYPICAL APPLICATIONS

This circuit shows a digitally programmable current source from an external voltage source using an external op amp, an LT1218 and an NPN transistor (2N3440). Any digital word from 0 to 65535 is loaded into the LTC1655 and its output correspondingly swings from 0V to 4.096V. This voltage will be forced across the resistor R_A . If R_A is


chosen to be 412 Ω , the output current will range from 0mA at zero scale to 10mA at full scale. The minimum voltage for V_S is determined by the load resistor R_L and Q1's V_{CESAT} voltage. With a load resistor of 50 Ω , the voltage source can be 5V.



Digitally Programmable Current Source




PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.






Downloaded from Arrow.com.

TYPICAL APPLICATION

This circuit shows how to measure negative offset. Since LTC1655/LTC1655L operate on a single supply, if its offset is negative, the output for code 0 limits to 0V. To

measure this negative offset, a negative supply is needed. Connect resistor R1 as shown in the figure below. The output voltage is the offset when code 0 is loaded in.

Negative Offset Measurement



RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|----------------------|--|---|
| LTC1257 | Single 12-Bit V _{OUT} DAC, Full Scale: 2.048V, V _{CC} : 4.75V to 15.75V, in Reference Can Be Overdriven Up to 12V, i.e., FS _{MAX} = 12V | 5V to 15V Single Supply, Complete V _{OUT} DAC SO-8 Package |
| LTC1446/ LTC1446L | Dual 12-Bit V _{OUT} DACs in SO-8 Package | LTC1446: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1446L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V |
| LTC1448 | Dual 12-Bit V_{OUT} DAC, V_{CC} : 2.7V to 5.5V | Output Swings from GND to REF. REF Input Can Be Tied to V_{CC} |
| LTC1450/ LTC1450L | Single 12-Bit V _{OUT} DACs with Parallel Interface | LTC1450: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1450L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V |
| LTC1451 | Single Rail-to-Rail 12-Bit DAC, Full Scale: 4.095V, V _{CC} : 4.5V to 5.5V, Internal 2.048V Reference Brought Out to Pin | 5V, Low Power Complete V _{OUT} DAC in SO-8 Package |
| LTC1452 | Single Rail-to-Rail 12-Bit V_{OUT} Multiplying DAC, V_{CC} : 2.7V to 5.5V | Low Power, Multiplying V _{OUT} DAC with Rail-to-Rail Buffer Amplifier in SO-8 Package |
| LTC1453 | Single Rail-to-Rail 12-Bit V_{OUT} DAC, Full Scale: 2.5V, V_{CC} : 2.7V to 5.5V | 3V, Low Power, Complete V _{OUT} DAC in SO-8 Package |
| LTC1454/ LTC1454L | Dual 12-Bit $V_{\mbox{OUT}}$ DACs in SO-16 Package with Added Functionality | LTC1454: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1454L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V |
| LTC1456 | Single Rail-to-Rail Output 12-Bit DAC with Clear Pin, Full Scale: 4.095V, V _{CC} : 4.5V to 5.5V | Low Power, Complete V _{OUT} DAC in SO-8 Package with Clear Pin |
| LTC1458/ LTC1458L | Quad 12 Bit Rail-to-Rail Output DACs with Added Functionality | LTC1458: V_{CC} = 4.5V to 5.5V, V_{OUT} = 0V to 4.095V LTC1458L: V_{CC} = 2.7V to 5.5V, V_{OUT} = 0V to 2.5V |
| LTC1650 | Single 16-Bit V _{OUT} Industrial DAC in 16-Pin SO, V _{CC} = \pm 5V | Low Power, Deglitched, 4-Quadrant Mulitplying V_{OUT} DAC, Output Swing $\pm 4.5V$ |
| LTC1654 | Dual 14-Bit DAC | 1LSB DNL, 2 DACs in SO-8 Footprint |
| LTC1657/ LTC1657L | Single 16-Bit V _{OUT} DAC with Parallel Interface | LTC1657: V_{CC} = 5V, Low Power, Deglitched, V_{OUT} = 0V to 4.096V LTC1657L: V_{CC} = 3V, Low Power, Deglitched, V_{OUT} = 0V to 2.5V |
| LTC1658 | Single Rail-to-Rail 14-Bit V_{OUT} DAC in 8-Pin MSOP, V_{CC} = 2.7V to 5.5V | Low Power, Multiplying $V_{\rm OUT}$ DAC in MS8 Package. Output Swings from GND to REF. REF Input Can Be Tied to $V_{\rm CC}$ |
| LTC1659 | Single Rail-to-Rail 12-Bit V _{OUT} DAC in 8-Pin MSOP, V _{CC} = 2.7V to 5.5V | Low Power, Multiplying $V_{\rm OUT}$ DAC in MS8 Package. Output Swings from GND to REF. REF Input Can Be Tied to $V_{\rm CC}$ |