
ABSOLUTE MAXIMUM RATINGS (Note 1)

36V
56V
30V
5V
30V

Operating Junction Temperature Rai	nge (Note 2)
LT3680E	40°C to 125°C
LT3680I	40°C to 125°C
LT3680H	40°C to 150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 see	C)
(MSE Only)	300°C

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LT3680#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3680EDD#PBF	LT3680EDD#TRPBF	LCYK	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT3680IDD#PBF	LT3680IDD#TRPBF	LCYK	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT3680EMSE#PBF	LT3680EMSE#TRPBF	LTCYM	10-Lead Plastic MSOP	-40°C to 125°C
LT3680IMSE#PBF	LT3680IMSE#TRPBF	LTCYM	10-Lead Plastic MSOP	-40°C to 125°C
LT3680HMSE#PBF	LT3680HMSE#TRPBF	LTCYM	10-Lead Plastic MSOP	-40°C to 150°C

Consult ADI Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult ADI Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 10V$, $V_{RUN/SS} = 10V$ $V_{BOOST} = 15V$, $V_{BD} = 3.3V$ unless otherwise noted. (Note 2)

Minimum Input Voltage	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{BD} = 3V, Not Switching ■ 30 65 μA	Minimum Input Voltage		•		3	3.6	V
Vgb = 0. Not Switching 120 160 µA Quiescent Current from BD Vgm system 0.01 0.5 µA Vgb = 3V, Not Switching ● 90 130 µA Minimum Bias Voltage (BD Pin) 1 5 µA Minimum Bias Voltage (BD Pin) 2.7 3 V Feedback Voltage 780 790 800 mV FB Pin Bias Current (Note 3) VFB = 0.8V, Vc = 0.4V • 10 40 nA FB Vin Bias Current (Note 3) VFB = 0.8V, Vc = 0.4V • 10 40 nA FB Vin Bias Current (Note 3) VFB = 0.8V, Vc = 0.4V • 10 40 nA FB Vin Bias Current (Note 3) VFB = 0.8V, Vc = 0.4V • 10 40 nA FB Vin Bias Current (Note 3) VFB = 0.8V, Vc = 0.4V • 10 40 nA FB Vin Bias Current (Note 3) VFB = 0.8V, Vc = 0.4V • 0.002 0.01 mA Vg Sintick Current (Note 3) FR = 8.8K 2.2 2.2 V NA<	Quiescent Current from V _{IN}	V _{RUN/SS} = 0.2V			0.01	0.5	μА
Quiescent Current from BD V _{RUNISS} = 0.2V 0.01 0.5 μA V _{BD} = 3V, Not Switching ● 90 130 μA Minimum Bias Voltage (BD Pin) 2.7 3 V Feedback Voltage 780 790 800 mV FB Pin Bias Current (Note 3) V _{FB} = 0.8V, V _C = 0.4V ● 10 40 nA FB Voltage Line Regulation 4V < V _{IN} < 36V		V _{BD} = 3V, Not Switching	•		30	65	μА
V _{BD} = 3V, Not Switching ■ 90 130 µA		V _{BD} = 0, Not Switching			120	160	μA
V _{BD} = 0, Not Switching 1 5 μA	Quiescent Current from BD	V _{RUN/SS} = 0.2V			0.01	0.5	μA
Minimum Bias Voltage (BD Pin) 2.7 3 V Feedback Voltage 780 790 800 mV 775 790 805 mV 775 790 8		V _{BD} = 3V, Not Switching	•		90	130	μА
Feedback Voltage 780 790 800 mV FB Pin Blas Current (Note 3) V _{FB} = 0.8V, V _C = 0.4V • 10 40 nA FB Voltage Line Regulation 4V < V _{IN} < 36V		V _{BD} = 0, Not Switching			1	5	μА
Page	Minimum Bias Voltage (BD Pin)				2.7	3	V
FB Pin Bias Current (Note 3)	Feedback Voltage						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			•	775			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			•				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		4V < V _{IN} < 36V				0.01	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-						μMho
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	·						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _C Source Current				60		μΑ
V _C Clamp Voltage 2.0 V Switching Frequency R _T = 8.66k R _T = 29.4k R _T = 187k 2.2 2.45 2.7 MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz	V _C Sink Current				60		μΑ
Switching Frequency R _T = 8.66k R _T = 29.4k R _T = 29.4k R _T = 187k 2.2 2.45 2.7 MHz MHz R _T = 187k 2.00 230 260 kHz MHz MHz R _T = 187k 200 230 260 kHz MHz MHz R _T = 187k 200 230 260 kHz MHz MHz R _T = 187k 200 230 260 kHz MHz MHz R _T = 187k 200 230 260 kHz MHz R _T = 187k 200 230 260 kHz MHz R _T = 187k 200 230 260 kHz MHz R _T = 187k 200 230 260 kHz MHz R _T = 187k 200 230 260 kHz MHz R _T = 187k 200 230 260 kHz MHz R _T = 187k 200 230 260 kHz R _T = 187k 200 800	V _C Pin to Switch Current Gain				5.3		
R _T = 29.4k R _T = 187k 200 230 260 kHz	V _C Clamp Voltage				2.0		V
RT = 187k 200 230 260 kHz Minimum Switch Off-Time ● 60 150 nS Switch Current Limit Duty Cycle = 5% 4.6 5.4 6.6 A Switch V _{CESAT} I _{SW} = 3.5A 335 mV Boost Schottky Reverse Leakage V _{BOOST} = 10V, V _{BD} = 0V 0.02 2 μA Minimum Boost Voltage (Note 4) ● 1.5 2.0 V BOOST Pin Current I _{SW} = 1A 35 50 mA RUN/SS Pin Current V _{RUN/SS} = 2.5V 5 8 μA RUN/SS Input Voltage High 2.5 V RUN/SS Input Voltage Low 0.2 V PG Threshold Offset from Feedback Voltage V _{FB} Rising 65 mV PG Hysteresis 10 mV PG Leakage V _{PG} = 5V 0.1 1 μA SYNC Low Threshold 0.5 V SYNC High Threshold 0.5 0.7 V	Switching Frequency						
Minimum Switch Off-Time ● 60 150 nS Switch Current Limit Duty Cycle = 5% 4.6 5.4 6.6 A Switch V _{CESAT} I _{SW} = 3.5A 335 mV Boost Schottky Reverse Leakage V _{BOOST} = 10V, V _{BD} = 0V 0.02 2 μA Minimum Boost Voltage (Note 4) • 1.5 2.0 V BOOST Pin Current I _{SW} = 1A 35 50 mA RUN/SS Pin Current V _{RUN/SS} = 2.5V 5 8 μA RUN/SS Input Voltage High 2.5 V RUN/SS Input Voltage Low 0.2 V PG Threshold Offset from Feedback Voltage V _{FB} Rising 65 mV PG Hysteresis 10 mV PG Leakage V _{PG} = 5V 0.1 1 μA PG Sink Current V _{PG} = 0.4V • 200 800 μA SYNC Low Threshold 0.5 V SYNC High Threshold 0.7 V							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Minimum Switch Off-Time		•	200			
Switch V _{CESAT} $I_{SW} = 3.5A$ 335mVBoost Schottky Reverse Leakage $V_{BOOST} = 10V$, $V_{BD} = 0V$ 0.022μAMinimum Boost Voltage (Note 4)•1.52.0VBOOST Pin Current $I_{SW} = 1A$ 3550mARUN/SS Pin Current $V_{RUN/SS} = 2.5V$ 58μARUN/SS Input Voltage High2.5VRUN/SS Input Voltage Low0.2VPG Threshold Offset from Feedback Voltage V_{FB} Rising65mVPG Hysteresis10mVPG Leakage $V_{PG} = 5V$ 0.11μAPG Sink Current $V_{PG} = 0.4V$ •200800μASYNC Low Threshold0.5VSYNC High Threshold0.5V		Duty Cycle = 5%		4.6			
Boost Schottky Reverse Leakage V_{BOOST} = 10V, V_{BD} = 0V0.022μAMinimum Boost Voltage (Note 4)•1.52.0VBOOST Pin Current I_{SW} = 1A3550mARUN/SS Pin Current $V_{RUN/SS}$ = 2.5V58μARUN/SS Input Voltage High2.5VRUN/SS Input Voltage Low0.2VPG Threshold Offset from Feedback Voltage V_{FB} Rising65mVPG Hysteresis10mVPG Leakage V_{PG} = 5V0.11μAPG Sink Current V_{PG} = 0.4V•200800μASYNC Low Threshold0.5VSYNC High Threshold0.7V							
Minimum Boost Voltage (Note 4) ■ 1.5 2.0 V BOOST Pin Current I _{SW} = 1A 35 50 mA RUN/SS Pin Current V _{RUN/SS} = 2.5V 5 8 μA RUN/SS Input Voltage High 2.5 V RUN/SS Input Voltage Low 0.2 V PG Threshold Offset from Feedback Voltage V _{FB} Rising 65 mV PG Hysteresis 10 mV PG Leakage V _{PG} = 5V 0.1 1 μA PG Sink Current V _{PG} = 0.4V 200 800 μA SYNC Low Threshold 0.5 V SYNC High Threshold 0.7 V						2	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		- 50031	•				
RUN/SS Pin Current $V_{RUN/SS} = 2.5V$ 58 μA RUN/SS Input Voltage High2.5VRUN/SS Input Voltage Low0.2VPG Threshold Offset from Feedback Voltage V_{FB} Rising65mVPG Hysteresis10mVPG Leakage $V_{PG} = 5V$ 0.11 μA PG Sink Current $V_{PG} = 0.4V$ 200800 μA SYNC Low Threshold0.5VSYNC High Threshold0.7V		I _{SW} = 1A			35		mA
RUN/SS Input Voltage High2.5VRUN/SS Input Voltage Low0.2VPG Threshold Offset from Feedback Voltage V_{FB} Rising65mVPG Hysteresis10mVPG Leakage $V_{PG} = 5V$ 0.11 μ APG Sink Current $V_{PG} = 0.4V$ 0.5 V SYNC Low Threshold0.5 V SYNC High Threshold0.7 V	RUN/SS Pin Current	711			5	8	μА
RUN/SS Input Voltage Low0.2VPG Threshold Offset from Feedback Voltage V_{FB} Rising65mVPG Hysteresis10mVPG Leakage $V_{PG} = 5V$ 0.11 μ APG Sink Current $V_{PG} = 0.4V$ \bullet 200800 μ ASYNC Low Threshold0.5 V SYNC High Threshold0.7 V	RUN/SS Input Voltage High	11014/00				2.5	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RUN/SS Input Voltage Low			0.2			V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PG Threshold Offset from Feedback Voltage	V _{FB} Rising			65		mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					10		mV
SYNC Low Threshold 0.5 V SYNC High Threshold 0.7 V	PG Leakage	V _{PG} = 5V			0.1	1	μA
SYNC High Threshold 0.7 V	PG Sink Current	V _{PG} = 0.4V	•	200	800		μA
	SYNC Low Threshold			0.5			
SYNC Pin Bias Current $V_{SYNC} = 0V$ 0.1 μA	SYNC High Threshold					0.7	V
	SYNC Pin Bias Current	V _{SYNC} = 0V			0.1		μА

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LT3680E is guaranteed to meet performance specifications from 0°C to 125°C. Specifications over the –40°C to 125°C operating temperature range are assured by design, characterization and correlation with statistical process controls. The LT3680I specifications are

guaranteed over the -40°C to 125°C temperature range. The LT3680H specifications are guaranteed over the -40°C to 150°C operating temerature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C .


Note 3: Bias current flows out of the FB pin.


Note 4: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the switch.


TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise noted.



























TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25$ °C unless otherwise noted.
















Switching Waveforms; Transition from Burst Mode to Full Frequency



Switching Waveforms; Full Frequency Continuous Operation



PIN FUNCTIONS

BD (Pin 1): This pin connects to the anode of the boost Schottky diode. BD also supplies current to the internal regulator.

BOOST (Pin 2): This pin is used to provide a drive voltage, higher than the input voltage, to the internal bipolar NPN power switch.

SW (**Pin 3**): The SW pin is the output of the internal power switch. Connect this pin to the inductor, catch diode and boost capacitor.

V_{IN} (Pin 4): The V_{IN} pin supplies current to the LT3680's internal regulator and to the internal power switch. This pin must be locally bypassed.

RUN/SS (Pin 5): The RUN/SS pin is used to put the LT3680 in shutdown mode. Tie to ground to shut down the LT3680. Tie to 2.5V or more for normal operation. If the shutdown feature is not used, tie this pin to the V_{IN} pin. RUN/SS also provides a soft-start function; see the Applications Information section.

SYNC (Pin 6): This is the external clock synchronization input. Ground this pin for low ripple Burst Mode operation at low output loads. Tie to a clock source for synchronization. Clock edges should have rise and fall times faster than 1µs. Do not leave pin floating. See Synchronization section in Applications Information.

PG (Pin 7): The PG pin is the open collector output of an internal comparator. PG remains low until the FB pin is within 9% of the final regulation voltage. PG output is valid when V_{IN} is above 3.6V and RUN/SS is high.


FB (Pin 8): The LT3680 regulates the FB pin to 0.790V. Connect the feedback resistor divider tap to this pin.

 V_C (Pin 9): The V_C pin is the output of the internal error amplifier. The voltage on this pin controls the peak switch current. Tie an RC network from this pin to ground to compensate the control loop.

RT (Pin 10): Oscillator Resistor Input. Connecting a resistor to ground from this pin sets the switching frequency.

Exposed Pad (Pin 11): Ground. The Exposed Pad must be soldered to PCB.

BLOCK DIAGRAM



OPERATION

The LT3680 is a constant frequency, current mode step-down regulator. An oscillator, with frequency set by RT, enables an RS flip-flop, turning on the internal power switch. An amplifier and comparator monitor the current flowing between the V_{IN} and SW pins, turning the switch off when this current reaches a level determined by the voltage at V_{C} . An error amplifier measures the output voltage through an external resistor divider tied to the FB pin and servos the V_{C} pin. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered. An active clamp on the V_{C} pin provides current limit. The V_{C} pin is also clamped to the voltage on the RUN/SS pin; soft-start is implemented by generating a voltage ramp at the RUN/SS pin using an external resistor and capacitor.

An internal regulator provides power to the control circuitry. The bias regulator normally draws power from the V_{IN} pin, but if the BD pin is connected to an external voltage higher than 3V bias power will be drawn from the external source (typically the regulated output voltage). This improves efficiency. The RUN/SS pin is used to place the LT3680 in shutdown, disconnecting the output and reducing the input current to less than $0.5\mu A$.

The switch driver operates from either the input or from the BOOST pin. An external capacitor and diode are used to generate a voltage at the BOOST pin that is higher than the input supply. This allows the driver to fully saturate the internal bipolar NPN power switch for efficient operation.

To further optimize efficiency, the LT3680 automatically switches to Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to 75μ A in a typical application.

The oscillator reduces the LT3680's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the output current during startup and overload.

The LT3680 contains a power good comparator which trips when the FB pin is at 91% of its regulated value. The PG output is an open-collector transistor that is off when the output is in regulation, allowing an external resistor to pull the PG pin high. Power good is valid when the LT3680 is enabled and V_{IN} is above 3.6V.

For more information www.analog.com

FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the 1% resistors according to:

R1=R2
$$\frac{V_{0UT}}{0.79V}$$
-1

Reference designators refer to the Block Diagram.

Setting the Switching Frequency

The LT3680 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 2.4MHz by using a resistor tied from the RT pin to ground. A table showing the necessary R_{T} value for a desired switching frequency is in Figure 1.

SWITCHING FREQUENCY (MHz)	R_T value ($k\Omega$)
0.2	215
0.3	140
0.4	100
0.5	78.7
0.6	63.4
0.7	53.6
0.8	45.3
0.9	39.2
1.0	34
1.2	26.7
1.4	22.1
1.6	18.2
1.8	15
2.0	12.7
2.2	10.7
2.4	9.09

Figure 1. Switching Frequency vs. R_T Value

Operating Frequency Tradeoffs

Selection of the operating frequency is a tradeoff between efficiency, component size, minimum dropout voltage, and maximum input voltage. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency, lower maximum input voltage, and higher dropout voltage. The highest acceptable switching frequency $(f_{SW(MAX)})$ for a given application can be calculated as follows:

$$f_{SW(MAX)} = \frac{V_D + V_{OUT}}{t_{ON(MIN)} (V_D + V_{IN} - V_{SW})}$$

where V_{IN} is the typical input voltage, V_{OUT} is the output voltage, V_D is the catch diode drop (~0.5V) and V_{SW} is the internal switch drop (~0.5V at max load). This equation shows that slower switching frequency is necessary to safely accommodate high V_{IN}/V_{OUT} ratio. Also, as shown in the next section, lower frequency allows a lower dropout voltage. The reason input voltage range depends on the switching frequency is because the LT3680 switch has finite minimum on and off times. The switch can turn on for a minimum of ~150ns and turn off for a minimum of ~150ns. Typical minimum on time at 25°C is 80ns. This means that the minimum and maximum duty cycles are:

$$\begin{aligned} & DC_{MIN} = f_{SW}t_{ON(MIN)} \\ & DC_{MAX} = 1 - f_{SW}t_{OFF(MIN)} \end{aligned}$$

where f_{SW} is the switching frequency, the $t_{ON(MIN)}$ is the minimum switch on time (~150ns), and the $t_{OFF(MIN)}$ is the minimum switch off time (~150ns). These equations show that duty cycle range increases when switching frequency is decreased.

A good choice of switching frequency should allow adequate input voltage range (see next section) and keep the inductor and capacitor values small.

Input Voltage Range

The maximum input voltage for LT3680 applications depends on switching frequency and Absolute Maximum Ratings of the V_{IN} and BOOST pins (36V and 56V respectively).

While the output is in start-up, short-circuit, or other overload conditions, the switching frequency should be chosen according to the following equation:

$$V_{IN(MAX)} = \frac{V_{OUT} + V_{D}}{f_{SW}t_{ON(MIN)}} - V_{D} + V_{SW}$$

where $V_{IN(MAX)}$ is the maximum operating input voltage, V_{OUT} is the output voltage, V_D is the catch diode drop (~0.5V), V_{SW} is the internal switch drop (~0.5V at max load), f_{SW} is the switching frequency (set by R_T), and $t_{ON(MIN)}$ is the minimum switch on time (~100ns). Note that a higher switching frequency will depress the

Rev 0

maximum operating input voltage. Conversely, a lower switching frequency will be necessary to achieve safe operation at high input voltages.

If the output is in regulation and no short-circuit, startup, or overload events are expected, then input voltage transients of up to 36V are acceptable regardless of the switching frequency. In this mode, the LT3680 may enter pulse skipping operation where some switching pulses are skipped to maintain output regulation. In this mode the output voltage ripple and inductor current ripple will be higher than in normal operation.

The minimum input voltage is determined by either the LT3680's minimum operating voltage of ~3.6V or by its maximum duty cycle (see equation in previous section). The minimum input voltage due to duty cycle is:

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{D}}{1 - f_{SW}t_{OFF(MIN)}} - V_{D} + V_{SW}$$

where $V_{IN(MIN)}$ is the minimum input voltage, and $t_{OFF(MIN)}$ is the minimum switch off time (150ns). Note that higher switching frequency will increase the minimum input voltage. If a lower dropout voltage is desired, a lower switching frequency should be used.

Inductor Selection

For a given input and output voltage, the inductor value and switching frequency will determine the ripple current. The ripple current ΔI_L increases with higher V_{IN} or V_{OUT} and decreases with higher inductance and faster switching frequency. A reasonable starting point for selecting the ripple current is:

$$\Delta I_L = 0.4(I_{OUT(MAX)})$$

where $I_{OUT(MAX)}$ is the maximum output load current. To guarantee sufficient output current, peak inductor current must be lower than the LT3680's switch current limit (I_{LIM}). The peak inductor current is:

$$I_{L(PEAK)} = I_{OUT(MAX)} + \Delta I_{L}/2$$

where $I_{L(PEAK)}$ is the peak inductor current, $I_{OUT(MAX)}$ is the maximum output load current, and ΔI_L is the inductor

ripple current. The LT3680's switch current limit (I_{LIM}) is 5.5A at low duty cycles and decreases linearly to 4.5A at DC = 0.8. The maximum output current is a function of the inductor ripple current:

$$I_{OUT(MAX)} = I_{LIM} - \Delta I_{L}/2$$

Be sure to pick an inductor ripple current that provides sufficient maximum output current $(I_{OUT(MAX)})$.

The largest inductor ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation:

$$L = \frac{V_{OUT} + V_D}{f_{SW} I_L} \quad 1 - \frac{V_{OUT} + V_D}{V_{IN(MAX)}}$$

where V_D is the voltage drop of the catch diode (~0.4V), $V_{IN(MAX)}$ is the maximum input voltage, V_{OUT} is the output voltage, f_{SW} is the switching frequency (set by R_T), and L is in the inductor value.

The inductor's RMS current rating must be greater than the maximum load current and its saturation current should be about 30% higher. For robust operation in fault conditions (start-up or short circuit) and high input voltage (>30V), the saturation current should be above 5A. To keep the efficiency high, the series resistance (DCR) should be less than 0.1Ω , and the core material should be intended for high frequency applications. Table 1 lists several vendors and suitable types.

Table 1. Inductor Vendors

VENDOR	URL	PART SERIES	TYPE
Murata	www.murata.com	LQH55D	Open
TDK	www.componenttdk.com	SLF10145	Shielded
Toko	www.toko.com	D75C D75F	Shielded Open
Sumida	www.sumida.com	CDRH74 CR75 CDRH8D43	Shielded Open Shielded
NEC	www.nec.com	MPLC073 MPBI0755	Shielded Shielded

Of course, such a simple design guide will not always result in the optimum inductor for your application. A larger value inductor provides a slightly higher maximum load current and will reduce the output voltage ripple. If your load is lower than 3.5A, then you can decrease the value of the inductor and operate with higher ripple current. This allows you to use a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. There are several graphs in the Typical Performance Characteristics section of this data sheet that show the maximum load current as a function of input voltage and inductor value for several popular output voltages. Low inductance may result in discontinuous mode operation. which is okay but further reduces maximum load current. For details of maximum output current and discontinuous mode operation, see Linear Technology Application Note 44. Finally, for duty cycles greater than 50% (V_{OLIT}/V_{IN} > 0.5), there is a minimum inductance required to avoid subharmonic oscillations. See AN19.

Input Capacitor

Bypass the input of the LT3680 circuit with a ceramic capacitor of X7R or X5R type. Y5V types have poor performance over temperature and applied voltage, and should not be used. A 10µF to 22µF ceramic capacitor is adequate to bypass the LT3680 and will easily handle the ripple current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a lower performance electrolytic capacitor.

Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT3680 and to force this very high frequency switching current into a tight local loop, minimizing EMI. A 10µF capacitor is capable of this task, but only if it is placed close to the LT3680 and the catch diode (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT3680. A ceramic input capacitor combined with trace or cable inductance forms a high

quality (under damped) tank circuit. If the LT3680 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT3680's voltage rating. This situation is easily avoided (see the Hot Plugging Safely section).

For space sensitive applications, a $4.7\mu F$ ceramic capacitor can be used for local bypassing of the LT3680 input. However, the lower input capacitance will result in increased input current ripple and input voltage ripple, and may couple noise into other circuitry. Also, the increased voltage ripple will raise the minimum operating voltage of the LT3680 to ~3.7V.

Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT3680 to produce the DC output. In this role it determines the output ripple, and low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT3680's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. A good starting value is:

$$C_{OUT} = \frac{100}{V_{OUT} f_{SW}}$$

where f_{SW} is in MHz, and C_{OUT} is the recommended output capacitance in μF . Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value capacitor if the compensation network is also adjusted to maintain the loop bandwidth. A lower value of output capacitor can be used to save space and cost but transient performance will suffer. See the Frequency Compensation section to choose an appropriate compensation network.

When choosing a capacitor, look carefully through the data sheet to find out what the actual capacitance is under operating conditions (applied voltage and temperature). A physically larger capacitor, or one with a higher voltage rating, may be required. High performance tantalum or electrolytic capacitors can be used for the output

Table 2. Capacitor Vendors

VENDOR	PHONE	URL	PART SERIES	COMMANDS
Panasonic	(714) 373-7366	www.panasonic.com	Ceramic,	
			Polymer,	EEF Series
			Tantalum	
Kemet	(864) 963-6300	www.kemet.com	Ceramic,	
			Tantalum	T494, T495
Sanyo	(408) 749-9714	www.sanyovideo.com	Ceramic,	
			Polymer,	POSCAP
			Tantalum	
Murata	(408) 436-1300	www.murata.com	Ceramic	
AVX		www.avxcorp.com	Ceramic,	
			Tantalum	TPS Series
Taiyo Yuden	(864) 963-6300	www.taiyo-yuden.com	Ceramic	

capacitor. Low ESR is important, so choose one that is intended for use in switching regulators. The ESR should be specified by the supplier, and should be 0.05Ω or less. Such a capacitor will be larger than a ceramic capacitor and will have a larger capacitance, because the capacitor must be large to achieve low ESR. Table 2 lists several capacitor vendors.

Catch Diode

The catch diode conducts current only during switch off time. Average forward current in normal operation can be calculated from:

$$I_{D(AVG)} = I_{OUT} (V_{IN} - V_{OUT})/V_{IN}$$

where I_{OUT} is the output load current. The only reason to consider a diode with a larger current rating than necessary for nominal operation is for the worst-case condition of shorted output. The diode current will then increase to the typical peak switch current. Peak reverse voltage is equal to the regulator input voltage. Use a schottky diode with a reverse voltage rating greater than the input voltage. Table 3 lists several Schottky diodes and their manufacturers.

Table 3. Diode Vendors

PART NUMBER	V _R (V)	I _{AVE} (A)	V _F AT 3A (mV)
On Semiconductor MBRA340	40	3	500
Diodes Inc. PDS340 B340A B340LA	40 40 40	3 3 3	500 500 450

Ceramic Capacitors

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT3680 due to their piezoelectric nature. When in Burst Mode operation, the LT3680's switching frequency depends on the load current, and at very light loads the LT3680 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT3680 operates at a lower current limit during Burst Mode operation, the noise is nearly silent to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output.

Frequency Compensation

The LT3680 uses current mode control to regulate the output. This simplifies loop compensation. In particular, the LT3680 does not require the ESR of the output capacitor for stability, so you are free to use ceramic capacitors to achieve low output ripple and small circuit size. Frequency compensation is provided by the components tied to the V_C pin, as shown in Figure 2. Generally a capacitor (C_C) and a resistor (R_C) in series to ground are used. In addition, there may be lower value capacitor in parallel. This capacitor (C_F) is not part of the loop compensation but is used to filter noise at the switching frequency, and is required only if a phase-lead capacitor is used or if the output capacitor has high ESR.

Loop compensation determines the stability and transient performance. Designing the compensation network is a bit complicated and the best values depend on the application and in particular the type of output capacitor. A practical approach is to start with one of the circuits in this data sheet that is similar to your application and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature. The LT1375 data sheet contains a more thorough discussion of loop compensation and describes how to test the stability using a transient load. Figure 2 shows an equivalent circuit for the LT3680 control loop. The error amplifier is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switch and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the V_C pin. Note that the output capacitor integrates this current, and that the capacitor on the V_C pin (C_C) integrates the error amplifier output current, resulting in two poles in the loop. In most cases a zero is required and comes from either the output capacitor ESR or from a resistor R_C in series with C_C. This simple model works well as long as the value

of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor (C_{PL}) across the feedback divider may improve the transient response. Figure 3 shows the transient response when the load current is stepped from 1A to 3A and back to 1A.




Figure 2. Model for Loop Response




Figure 3. Transient Load Response of the LT3680 Front Page Application as the Load Current is Stepped from 1A to 3A. $V_{\Pi \Pi T} = 5V$

Low-Ripple Burst Mode and Pulse-Skip Mode

The LT3680 is capable of operating in either Low-Ripple Burst Mode or pulse-skipping mode which are selected using the SYNC pin. See the Synchronization section for details.

To enhance efficiency at light loads, the LT3680 can be operated in Low-Ripple Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input guiescent current. During Burst Mode operation, the LT3680 delivers single cycle bursts of current to the output capacitor followed by sleep periods where the output power is delivered to the load by the output capacitor. Because the LT3680 delivers power to the output with single, low current pulses, the output ripple is kept below 15mV for a typical application. In addition, V_{IN} and BD quiescent currents are reduced to typically 30µA and 90µA respectively during the sleep time. As the load current decreases towards a no load condition, the percentage of time that the LT3680 operates in sleep mode increases and the average input current is greatly reduced resulting in high efficiency even at very low loads. See Figure 4. At higher output loads (above 140mA for the front page application) the LT3680 will be running at the frequency programmed by the R_T resistor, and will be operating in standard PWM mode. The transition between PWM and Low-Ripple Burst Mode is seamless, and will not disturb the output voltage.

If low quiescent current is not required the LT3680 can operate in Pulse-Skip mode. The benefit of this mode is that the LT3680 will enter full frequency standard PWM





Figure 4. Burst Mode Operation


operation at a lower output load current than when in Burst Mode. The front page application circuit will switch at full frequency at output loads higher than about 60mA. Select pulse-skipping mode by applying a clock signal or a DC voltage higher than 0.8V to the SYNC pin.

BOOST and BIAS Pin Considerations


Capacitor C3 and the internal boost Schottky diode (see the Block Diagram) are used to generate a boost voltage that is higher than the input voltage. In most cases a 0.22µF capacitor will work well. Figure 2 shows three ways to arrange the boost circuit. The BOOST pin must be more than 2.3V above the SW pin for best efficiency. For outputs of 3V and above, the standard circuit (Figure 5a) is best. For outputs between 2.8V and 3V, use a 1µF boost capacitor. A 2.5V output presents a special case because it is marginally adequate to support the boosted drive stage while using the internal boost diode. For reliable BOOST pin operation with 2.5V outputs use a good external Schottky diode (such as the ON Semi MBR0540), and a 1µF boost capacitor (see Figure 5b). For lower output voltages the boost diode can be tied to the input (Figure 5c), or to another supply greater than 2.8V. Tying BD to V_{IN} reduces the maximum input voltage to 28V. The circuit in Figure 5a is more efficient because the BOOST pin current and BD pin quiescent current comes from a lower voltage source. You must also be sure that the maximum voltage ratings of the BOOST and BD pins are not exceeded.

The minimum operating voltage of an LT3680 application is limited by the minimum input voltage (3.6V) and by the maximum duty cycle as outlined in a previous section. For proper startup, the minimum input voltage is also limited by the boost circuit. If the input voltage is ramped slowly, or the LT3680 is turned on with its RUN/SS pin when the output is already in regulation, then the boost capacitor may not be fully charged. Because the boost capacitor is charged with the energy stored in the inductor, the circuit will rely on some minimum load current to get the boost circuit running properly. This minimum load will depend on input and output voltages, and on the arrangement of the boost circuit. The minimum load generally goes to zero once the circuit has started. Figure 6 shows a plot of minimum load to start and to run as a function of input voltage. In many cases the discharged output capacitor





(5b) For $2.5V < V_{OUT} < 2.8V$



(5c) For $V_{OUT} < 2.5V$; $V_{IN(MAX)} = 30V$

Figure 5. Three Circuits For Generating The Boost Voltage

will present a load to the switcher, which will allow it to start. The plots show the worst-case situation where V_{IN} is ramping very slowly. For lower start-up voltage, the boost diode can be tied to V_{IN} ; however, this restricts the input range to one-half of the absolute maximum rating of the BOOST pin.

At light loads, the inductor current becomes discontinuous and the effective duty cycle can be very high. This reduces the minimum input voltage to approximately 300mV above V_{OUT} . At higher load currents, the inductor current is continuous and the duty cycle is limited by the maximum duty cycle of the LT3680, requiring a higher input voltage to maintain regulation.




Figure 6. The Minimum Input Voltage Depends on Output Voltage, Load Current and Boost Circuit

100

LOAD CURRENT (mA)

10000

Soft-Start

The RUN/SS pin can be used to soft-start the LT3680, reducing the maximum input current during start-up. The RUN/SS pin is driven through an external RC filter to create a voltage ramp at this pin. Figure 7 shows the start-up and shut-down waveforms with the soft-start circuit. By choosing a large RC time constant, the peak start-up current can be reduced to the current that is required to regulate the output, with no overshoot. Choose the value of the resistor so that it can supply 20µA when the RUN/SS pin reaches 2.5V.

Synchronization

To select Low-Ripple Burst Mode operation, tie the SYNC pin below 0.3V (this can be ground or a logic output).




Figure 7. To Soft-Start the LT3680, Add a Resisitor and Capacitor to the RUN/SS Pin

Synchronizing the LT3680 oscillator to an external frequency can be done by connecting a square wave (with 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.3V and peaks that are above 0.8V (up to 6V).

The LT3680 will not enter Burst Mode at low output loads while synchronized to an external clock, but instead will skip pulses to maintain regulation.

The LT3680 may be synchronized over a 250kHz to 2MHz range. The R_T resistor should be chosen to set the LT3680 switching frequency 20% below the lowest synchronization input. For example, if the synchronization signal will be 250kHz and higher, the R_T should be chosen for 200kHz. To assure reliable and safe operation the LT3680 will only synchronize when the output voltage is near regulation as indicated by the PG flag. It is therefore necessary to choose a large enough inductor value to supply the required output current at the frequency set by the R_T resistor. See Inductor Selection section. It is also important to note that slope compensation is set by the R_T value: When the sync frequency is much higher than the one set by R_T, the slope compensation will be significantly reduced which may require a larger inductor value to prevent subharmonic oscillation.

Shorted and Reversed Input Protection

If the inductor is chosen so that it won't saturate excessively, an LT3680 buck regulator will tolerate a shorted output. There is another situation to consider in systems where the output will be held high when the input to the LT3680 is absent. This may occur in battery charging

applications or in battery backup systems where a battery or some other supply is diode OR-ed with the LT3680's output. If the V_{IN} pin is allowed to float and the RUN/SS pin is held high (either by a logic signal or because it is tied to V_{IN}), then the LT3680's internal circuitry will pull its quiescent current through its SW pin. This is fine if your system can tolerate a few mA in this state. If you ground the RUN/SS pin, the SW pin current will drop to essentially zero. However, if the V_{IN} pin is grounded while the output is held high, then parasitic diodes inside the LT3680 can pull large currents from the output through the SW pin and the V_{IN} pin. Figure 8 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input.




Figure 8. Diode D4 Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LT3680 Runs Only When the Input is Present

PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 9 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT3680's V_{IN} and SW pins, the catch diode (D1) and the input capacitor (C1). The loop formed by these components should be as small as possible. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane below these components. The SW and BOOST nodes should be as small as possible. Finally, keep the FB and $V_{\rm C}$ nodes small so




Figure 9. A Good PCB Layout Ensures Proper, Low EMI Operation

that the ground traces will shield them from the SW and BOOST nodes. The Exposed Pad on the bottom of the package must be soldered to ground so that the pad acts as a heat sink. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT3680 to additional ground planes within the circuit board and on the bottom side.

Hot Plugging Safely

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LT3680 circuits. However, these capacitors can cause problems if the LT3680 is plugged into a live supply (see Linear Technology Application Note 88 for a complete discussion). The low loss ceramic capacitor, combined with stray inductance in series with the power source, forms an under damped tank circuit,




Figure 10. A Well Chosen Input Network Prevents Input Voltage Overshoot and Ensures Reliable Operation when the LT3680 Is Connected to a Live Supply

and the voltage at the V_{IN} pin of the LT3680 can ring to twice the nominal input voltage, possibly exceeding the LT3680's rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LT3680 into an energized supply, the input network should be designed to prevent this overshoot. Figure 10 shows the waveforms that result when an LT3680 circuit is connected to a 24V supply through six feet of 24-gauge twisted pair. The first plot is the response with a 4.7µF ceramic capacitor at the input. The input voltage rings as high as 50V and the input current peaks at 26A. A good solution is shown in Figure 10b. A 0.7Ω resistor is added in series with the input to eliminate the voltage overshoot (it also reduces the peak input current). A 0.1µF capacitor improves high frequency filtering. For high input voltages its impact on efficiency is minor, reducing efficiency by 1.5 percent for a 5V output at full load operating from 24V.

High Temperature Considerations

The PCB must provide heat sinking to keep the LT3680 cool. The Exposed Pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread the heat dissipated by the LT3680. Place additional vias can reduce thermal resistance further. With these steps, the thermal resistance from die


(or junction) to ambient can be reduced to $\theta_{JA} = 35^{\circ}\text{C/W}$ or less. With 100 LFPM airflow, this resistance can fall by another 25%. Further increases in airflow will lead to lower thermal resistance. Because of the large output current capability of the LT3680, it is possible to dissipate enough heat to raise the junction temperature beyond the absolute maximum of 125°C. When operating at high ambient temperatures, the maximum load current should be derated as the ambient temperature approaches 125°C.

Power dissipation within the LT3680 can be estimated by calculating the total power loss from an efficiency measurement and subtracting the catch diode loss and inductor loss. The die temperature is calculated by multiplying the LT3680 power dissipation by the thermal resistance from junction to ambient.

Other Linear Technology Publications


Application Notes 19, 35 and 44 contain more detailed descriptions and design information for buck regulators and other switching regulators. The LT1376 data sheet has a more extensive discussion of output ripple, loop compensation and stability testing. Design Note 100 shows how to generate a bipolar output supply using a buck regulator.

TYPICAL APPLICATIONS




TYPICAL APPLICATIONS

3.3V Step-Down Converter




2.5V Step-Down Converter




TYPICAL APPLICATIONS


5V, 2MHz Step-Down Converter



12V Step-Down Converter



1.8V Step-Down Converter





PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT3680#packaging for the most recent package drawings.

DD Package 10-Lead Plastic DFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1699 Rev C)






- NOTE:
- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2).
 CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT3680#packaging for the most recent package drawings.

MSE Package 10-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-1664 Rev I)




- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

REVISION HISTORY (Revision history begins at Rev C)

REV	DATE	DESCRIPTION	PAGE NUMBER
С	04/18	Clarified Switch Current Limit Max to 6.6A.	3

TYPICAL APPLICATION

1.2V Step-Down Converter



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1766	60V, 1.2A (I _{OUT}), 200kHz, High Efficiency Step-Down DC/DC Converter	$V_{\text{IN}}\text{: }5.5\text{V to 60V},V_{\text{OUT(MIN)}}$ = 1.2V, I_{Q} = 2.5mA, I_{SD} = 25 $\mu\text{A},$ TSSOP16/E Package
LT1767	25V, 1.2A (I _{OUT}), 1.2MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 3V to 25V, $V_{\text{OUT}(\text{MIN})}$ = 1.2V, I_{Q} = 1mA, I_{SD} < 6 μ A, MS8E Package
LT1933	500mA (I _{OUT}), 500kHz Step-Down Switching Regulator in SOT-23	$V_{IN}\!\!: 3.6V$ to 36V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 1.6mA, $I_{SD} < 1\mu A$, ThinSOT Package
LT1936	36V, 1.4A (I _{OUT}), 500kHz, High Efficiency Step-Down DC/DC Converter	$V_{IN}\!\!: 3.6V$ to 36V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 1.9mA, I_{SD} < 1 μ A, MS8E Package
LT1940	Dual 25V, 1.4A (I _{OUT}), 1.1MHz, High Efficiency Step-Down DC/DC Converter	$V_{IN}\!\!: 3.6V$ to 25V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 3.8mA, I_{SD} $< 30\mu A,$ TSSOP16E Package
LT1976/LT1977	60V, 1.2A (I _{OUT}), 200kHz/500kHz, High Efficiency Step-Down DC/ DC Converters with Burst Mode Operation	$V_{IN}\!\!: 3.3V$ to 60V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 100 μA , $I_{SD} < 1 \mu A$, TSSOP16E Package
LT3434/LT3435	60V, 2.4A (I _{OUT}), 200kHz/500kHz, High Efficiency Step-Down DC/ DC Converters with Burst Mode Operation	$V_{IN}\!\!: 3.3V$ to 60V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 100 μ A, I_{SD} < 1 μ A, TSSOP16 Package
LT3437	60V, 400mA (I _{OUT}), Micropower Step-Down DC/DC Converter with Burst Mode Operation	$V_{IN}\!\!: 3.3V$ to 60V, $V_{OUT(MIN)}$ = 1.25V, I_Q = 100µA, I_{SD} < 1µA, 3mm × 3mm DFN10 and TSSOP16E Packages
LT3480	36V with Transient Protection to 60V, 2A (I _{OUT}), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation	$V_{IN}\!\!: 3.6V$ to 38V, $V_{OUT(MIN)}$ = 0.78V, I_Q = 70 μA , I_{SD} < 1 μA , 3mm \times 3mm DFN10 and MSOP10E Packages
LT3481	34V with Transient Protection to 36V, 2A (I _{OUT}), 2.8MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation	$V_{IN}\!\!: 3.6V$ to 34V, $V_{OUT(MIN)}$ = 1.26V, I_Q = 50µA, I_{SD} < 1µA, 3mm × 3mm DFN10 and MSOP10E Packa ges
LT3493	36V, 1.4A (I _{OUT}), 750kHz High Efficiency Step-Down DC/DC Converter	$V_{IN}\!\!: 3.6V$ to 36V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 1.9mA, I_{SD} < 1 μA , 2mm x 3mm DFN6 Package
LT3505	36V with Transient Protection to 40V, 1.4A (I _{OUT}), 3MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 3.6V to 34V, $V_{OUT(MIN)}$ = 0.78V, I_Q = 2mA, I_{SD} = 2 μ A, 3mm × 3mm DFN8 and MSOP8E Packages
LT3508	36V with Transient Protection to 40V, Dual 1.4A (I _{OUT}), 3MHz, High Efficiency Step-Down DC/DC Converter	$V_{IN}\!\!: 3.7V$ to 37V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 4.6mA, I_{SD} = 1 μ A, 4mm \times 4mm QFN24 and TSSOP16E Packages
LT3684	34V with Transient Protection to 36V, 2A (I _{OUT}), 2.8MHz, High Efficiency Step-Down DC/DC Converter	$V_{IN}\!\!: 3.6V$ to 34V, $V_{OUT(MIN)}$ = 1.26V, I_Q = 850µA, I_{SD} < 1µA, 3mm × 3mm DFN10 and MSOP10E Packages
LT3685	36V with Transient Protection to 60V, Dual 2A (I _{OUT}), 2.4MHz, High Efficiency Step-Down DC/DC Converter	$V_{IN}\!\!: 3.6V$ to 38V, $V_{OUT(MIN)}$ = 0.78V, I_Q = 70 μA , I_{SD} < 1 μA , 3mm \times 3mm DFN10 and MSOP10E Packages
	·	

D16845-0-4/18(C)