ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage ..... ±22V
Differential Input Voltage ..... ±30V
Input Voltage ..... ±22V
Output Short Circuit Duration ..... Indefinite

Operating Temperature Range
LT1001AM/LT1001M **(OBSOLETE)** .. –55°C to 150°C
LT1001AC/LT1001C ..... 0°C to 125°C
Storage: All Devices ..... –65°C to 150°C
Lead Temperature (Soldering, 10 sec.) ..... 300°C

PACKAGE/ORDER INFORMATION



H PACKAGE METAL CAN

T_{JMAX} = 150°C, θ_{JA} = 150°C/W, θ_{JC} = 45°C/W

ORDER PART NUMBER
LT1001AMH/883
LT1001MH
LT1001ACH
LT1001CH

OBSOLETE PACKAGE
Consider the N8 and S8 Packages for Alternate Source



N8 PACKAGE
8 PIN PLASTIC DIP

S8 PACKAGE
8 PIN PLASTIC SO

T_{JMAX} = 150°C, θ_{JA} = 130°C/W (N)
T_{JMAX} = 150°C, θ_{JA} = 150°C/W (S)

ORDER PART NUMBER
LT1001ACN8
LT1001CN8
LT1001CS8
S8 PART MARKING
1001

J8 PACKAGE
8 PIN HERMETIC DIP
T_{JMAX} = 150°C, θ_{JA} = 100°C/W (J)

ORDER PART NUMBER
LT1001AMJ8/883
LT1001MJ8
LT1001ACJ8
LT1001CJ8

OBSOLETE PACKAGE
Consider the N8 and S8 Packages for Alternate Source

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_S = ±15V, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1001AM/883 LT1001AC MIN	LT1001AM/883 LT1001AC TYP	LT1001AM/883 LT1001AC MAX	LT1001M/LT1001C MIN	LT1001M/LT1001C TYP	LT1001M/LT1001C MAX	UNITS
V_{OS}	Input Offset Voltage	Note 2	LT1001AM/883		7	15		18	60	µV
			LT1001AC		10	25				
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability	Notes 3 and 4			0.2	1.0		0.3	1.5	µV/month
I_{OS}	Input Offset Current				0.3	2.0		0.4	3.8	nA
I_b	Input Bias Current				±0.5	±2.0		±0.7	±4.0	nA
e_n	Input Noise Voltage	0.1Hz to 10Hz (Note 3)			0.3	0.6		0.3	0.6	μV_{p-p}
e_n	Input Noise Voltage Density	f_O = 10Hz (Note 6)			10.3	18.0		10.5	18.0	$nV\sqrt{Hz}$
		f_O = 1000Hz (Note 3)			9.6	11.0		9.8	11.0	$nV\sqrt{Hz}$
A_{VOL}	Large Signal Voltage Gain	$R_L \geq 2k\Omega$, V_O = ±12V		450	800		400	800		V/mV
		$R_L \geq 1k\Omega$ V_O = ±10V		300	500		250	500		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±13V		114	126		110	126		dB
PSRR	Power Supply Rejection Ratio	V_S = ±3V to ±18V		110	123		106	123		dB
R_{in}	Input Resistance Differential Mode			30	100		15	80		MΩ

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_S = ±15V, T_A = 25°C, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1001AM/883 LT1001AC MIN	LT1001AM/883 LT1001AC TYP	LT1001AM/883 LT1001AC MAX	LT1001M/LT1001C MIN	LT1001M/LT1001C TYP	LT1001M/LT1001C MAX	UNITS
	Input Voltage Range		±13	±14		±13	±14		V
V_{OUT}	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$ $R_L \geq 1k\Omega$	±13 ±12	±14 ±13.5		±13 ±12	±14 ±13.5		V V
S_R	Slew Rate	$R_L \geq 2k\Omega$ (Note 5)	0.1	0.25		0.1	0.25		V/µs
GBW	Gain-Bandwidth Product	(Note 5)	0.4	0.8		0.4	0.8		MHz
P_d	Power Dissipation	No load No load, V_S = ±3V		46 4	75 6		48 4	80 8	mW mW

V_S = ±15V, −55°C ≤ T_A ≤ 125°C, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1001AM/883 MIN	LT1001AM/883 TYP	LT1001AM/883 MAX	LT1001M MIN	LT1001M TYP	LT1001M MAX	UNITS
V_{OS}	Input Offset Voltage		●		30	60		45	160	µV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Offset Voltage Drift		●		0.2	0.6		0.3	1.0	µV/°C
I_{OS}	Input Offset Current		●		0.8	4.0		1.2	7.6	nA
I_B	Input Bias Current		●		±1.0	±4.0		±1.5	±8.0	nA
A_{VOL}	Large Signal Voltage Gain	$R_L \geq 2k\Omega$, V_O = ±10V	●	300	700		200	700		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±13V	●	110	122		106	120		dB
PSRR	Power Supply Rejection Ratio	V_S = ±3 to ±18V	●	104	117		100	117		dB
	Input Voltage Range		●	±13	±14		±13	±14		V
V_{OUT}	Output Voltage Swing	$R_L \geq 2k\Omega$	●	±12.5	±13.5		±12.0	±13.5		V
P_d	Power Dissipation	No load	●		55	90		60	100	mW

V_S = ±15V, 0°C ≤ T_A ≤ 70°C, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1001AC MIN	LT1001AC TYP	LT1001AC MAX	LT1001C MIN	LT1001C TYP	LT1001C MAX	UNITS
V_{OS}	Input Offset Voltage		●		20	60		30	110	µV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Offset Voltage Drift		●		0.2	0.6		0.3	1.0	µV/°C
I_{OS}	Input Offset Current		●		0.5	3.5		0.6	5.3	nA
I_B	Input Bias Current		●		±0.7	±3.5		±1.0	±5.5	nA
A_{VOL}	Large Signal Voltage Gain	$R_L \geq 2k\Omega$, V_O = ±10V	●	350	750		250	750		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±13V	●	110	124		106	123		dB
PSRR	Power Supply Rejection Ratio	V_S = ±3V to ±18V	●	106	120		103	120		dB
	Input Voltage Range		●	±13	±14		±13	±14		V
V_{OUT}	Output Voltage Swing	$R_L \geq 2k\Omega$	●	±12.5	±13.8		±12.5	±13.8		V
P_d	Power Dissipation	No load	●		50	85		55	90	mW

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Offset voltage for the LT1001AM/883 and LT1001AC are measured after power is applied and the device is fully warmed up. All other grades are measured with high speed test equipment, approximately 1 second after power is applied. The LT1001AM/883 receives 168 hr. burn-in at 125°C. or equivalent.

Note 3: This parameter is tested on a sample basis only.

Note 4: Long Term Input Offset Voltage Stability refers to the averaged trend line of V_{OS} versus Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 days are typically 2.5µV.

Note 5: Parameter is guaranteed by design.

Note 6: 10Hz noise voltage density is sample tested on every lot. Devices 100% tested at 10Hz are available on request.

TYPICAL PERFORMANCE CHARACTERISTICS

Typical Distribution of Offset Voltage Drift with Temperature



1001 G01

Offset Voltage Drift withTemperature of Representative Units



1001 G02

Warm-Up Drift



1001 G03

0.1Hz to 10Hz Noise



1001 G04

Noise Spectrum



1001 G05

Long Term Stability of Four Representative Units



1001 G06

Input Bias and Offset Current vs Temperature



1001 G07

Input Bias Current Over the Common Mode Range



1001 G08

Input Bias Current vs Differential Input Voltage



1001 G09

TYPICAL PERFORMANCE CHARACTERISTICS

Open Loop Voltage Gain vs Temperature



Open Loop Voltage Gain Frequency Response



Gain, Phase Shift vs Frequency



Common Mode Limit vs Temperature



Common Mode Rejection Ratio vs Frequency



Power Supply Rejection Ratio vs Frequency



Supply Current vs Supply Voltage



Output Swing vs Load Resistance



Output Short-Circuit Current vs Time



TYPICAL PERFORMANCE CHARACTERISTICS

Small Signal Transient Response



A_V = +1, C_L = 50pF

1001 G19

Voltage Follower Overshoot vs Capacitive Load



1001 G20

Small Signal Transient Response



A_V = +1, C_L = 1000pF

1001 G21

Large Signal Transient Response



1001 G22

Maximum Undistorted Output vs. Frequency



1001 G23

Closed Loop Output Impedance



1001 G24

APPLICATIONS INFORMATION

Application Notes and Test Circuits

The LT1001 series units may be inserted directly into OP-07, OP-05, 725, 108A or 101A sockets with or without removal of external frequency compensation or nulling components. The LT1001 can also be used in 741, LF156 or OP-15 applications provided that the nulling circuitry is removed.

The LT1001 is specified over a wide range of power supply voltages from ±3V to ±18V. Operation with lower supplies is possible down to ±1.2V (two Ni-Cad batteries). However, with ±1.2V supplies, the device is stable only in closed loop gains of +2 or higher (or inverting gain of one or higher).

Unless proper care is exercised, thermocouple effects caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier. Air currents over device leads should be minimized, package leads should be short, and the two input leads should be as close together as possible and maintained at the same temperature.

Test Circuit for Offset Voltage and its Drift with Temperature



* RESISTORS MUST HAVE LOW THERMOELECTRIC POTENTIAL.

** THIS CIRCUIT IS ALSO USED AS THE BURN-IN CONFIGURATION FOR THE LT1001, WITH SUPPLY VOLTAGES INCREASED TO ±20V.

1001 F01

APPLICATIONS INFORMATION

Offset Voltage Adjustment

The input offset voltage of the LT1001, and its drift with temperature, are permanently trimmed at wafer test to a low level. However, if further adjustment of Vos is necessary, nulling with a 10k or 20k potentiometer will not degrade drift with temperature. Trimming to a value other than zero creates a drift of (Vos/300)μV/°C, e.g., if Vos is adjusted to 300 μV, the change in drift will be 1 μV/°C. The adjustment range with a 10k or 20k pot is approximately ±2.5mV. If less adjustment range is needed, the sensitivity and resolution of the nulling can be improved by using a smaller pot in conjunction with fixed resistors. The example below has an approximate null range of ±100 μV.

Improved Sensitivity Adjustment



0.1Hz to 10Hz Noise Test Circuit



The device under test should be warmed up for three minutes and shielded from air currents.

DC Stabilized 1000v/μsec Op Amp



TYPICAL APPLICATIONS

Microvolt Comparator with TTL Output



POSITIVE FEEDBACK TO ONE OF THE NULLING TERMINALS CREATES 5µ TO 20µV OF HYSTERESIS. INPUT OFFSET VOLTAGE IS TYPICALLY CHANGED BY LESS THAN 5µV DUE TO THE FEEDBACK.

1001 TA03

Photodiode Amplifier



1001 TA04

Precision Current Source



1001 TA05

Precision Current Sink



1001 TA06

Strain Gauge Signal Conditioner with Bridge Excitation



*RN60C FILM RESISTORS

1001 TA07

TYPICAL APPLICATIONS

Large Signal Voltage Follower With 0.001% Worst Case Accuracy



The voltage follower is an ideal example illustrating the overall excellence of the LT1001. The contributing error terms are due to offset voltage, input bias current, voltage gain, common mode and power-supply rejections. Worst-case summation of guaranteed specifications is tabulated below.

OUTPUT ACCURACY

Error	LT1001AM /883 25°C Max.	LT1001C 25°C Max.	LT1001AM /883 –55 to 125°C Max.	LT1001C 0 to 70°C Max.
Offset Voltage	15µV	60µV	60µV	110µV
Bias Current	20µV	40µV	40µV	55µV
Common Mode Rejection	20µV	30µV	30µV	50µV
Power Supply Rejection	18µV	30µV	36µV	42µV
Voltage Gain	22µV	25µV	33µV	40µV
Worst-case Sum	95µV	185µV	199µV	297µV
Percent of Full Scale (=20V)	0.0005%	0.0009%	0.0010%	0.0015%

Thermally Controlled NiCad Charger



Precision Absolute Value Circuit



TYPICAL APPLICATIONS

Precision Power Supply with Two Outputs
(1) 0V to 10V in 100μV STEPS (2) 0V to 100V in 1mV STEPS



1001 TA11

Dead Zone Generator

BIPOLAR SYMMETRY IS EXCELLENT BECAUSE ONE DEVICE, Q2, SETS BOTH LIMITS



1001 TA12

TYPICAL APPLICATIONS

Instrumentation Amplifier with ±300V Common Mode Range and CMRR > 150dB



1) ALL DIODES IN4148
2) S1–S4 OPTO MOS SWITCH OFM-1A, THETA-J CORP.
3) *FILM RESISTOR
4) **POLYPROPYLENE CAPACITORS
5) ADJUST R1 for 93 Hz AT TEST POINT A

A FLYING CAPACITOR CHARGED BY CLOCKED PHOTO DRIVEN FET SWITCHES CONVERTS A DIFFERENTIAL SIGNAL AT A HIGH COMMON MODE VOLTAGE TO A SINGLE ENDED SIGNAL AT THE LT1001 OUTPUT.

1001 TA13

SCHEMATIC DIAGRAM



PACKAGE DESCRIPTION

H Package
8-Lead TO-5 Metal Can (.200 Inch PCD)
(Reference LTC DWG # 05-08-1320)



*LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND 0.045" BELOW THE REFERENCE PLANE

**FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS 0.016 – 0.024 (0.406 – 0.610)

H8(TO-5) 0.200 PCD 1197

OBSOLETE PACKAGE

PACKAGE DESCRIPTION

J8 Package
8-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)



OBSOLETE PACKAGE

PACKAGE DESCRIPTION

N8 Package
8-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)



*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 • FAX: (408) 434-0507 • www.linear.com

LT/CPI 0102 1.5K REV B • PRINTED IN USA