

LF398S8

ABSOLUTE MAXIMUM RATINGS

Input Voltage	Equal to Supply Voltage
Logic to Logic Reference Differential	
Voltage (Note 2)	+30V, -30V
Output Short Circuit Duration	Indefinite
Hold Capacitor Short Circuit Duration	10 sec
Lead Temperature (Soldering, 10 seconds)	300°C
Supply Voltage	±18V
Power Dissipation (Package Limitation)	
(Note 1)	500mW
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

PACKAGE/ORDER INFORMATION

	ORDER PART NUMBER
	LF398S8
	PART MARKING
	398

ELECTRICAL CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS	MIN	LF398 TYP	MAX	UNITS
Input Offset Voltage (Note 6)			2	7 10	mV mV
Input Bias Current (Note 6)			10	50 100	nA nA
Input Impedance			10^{10}		Ω
Gain Error	$R_L = 10k$		0.004	0.01 0.02	% %
Feedthrough Attenuation Ratio at 1kHz	$C_h = 0.01\mu F$	80	96		dB
Output Impedance	"HOLD" Mode		0.5	4 6	Ω Ω
"HOLD" Step (Note 4)	$C_h = 0.01\mu F$, $V_{OUT} = 0$		0.5	2.5	mV
Supply Current (Note 6)	$T_j \geq 25^\circ C$		4.5	6.5	mA
Logic and Logic Reference Input Current			2	10	μA
Leakage Current Into Hold Capacitor (Note 6)	"HOLD" Mode (Note 5)		30	200	pA
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10V$, $C_h = 1000pF$ $C_h = 0.01\mu F$		4 16		μs μs
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2V$		5		mA
Supply Voltage Rejection Ratio	$V_{OUT} = 0$	80	110		dB
Differential Logic Threshold		0.8	1.4	2.4	V

The ● denotes the specifications which apply over the full operating temperature range.

Note 1: T_j max for the LF398S8 is 100°C.

Note 2: The logic inputs are protected to ±30V differential as long as the voltage on both pins does not exceed the supply voltage. For proper operation, however, both logic and logic reference pins must be at least 2V below the positive supply and one of these pins must be at least 3V above the negative supply.

Note 3: Unless otherwise noted, $V_S = \pm 15V$, $T_j = 25^\circ C$, $-11.5V \leq V_{IN} \leq +11.5V$, $C_h = 0.01\mu F$, $R_L = 10k\Omega$ and unit is in "sample" mode. Logic reference = 0V and logic voltage = 2.5V.

Note 4: The hold step is sensitive to stray capacitance coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an additional 0.5mV step with a 5V logic swing and a 0.01 μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

Note 5: Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

Note 6: These parameters are guaranteed over a supply voltage range of ±5V to ±18V.