LB1945H

Allowable Operating Ranges at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage	V _{BB}		10 to 28	V
Logic supply voltage	VCC		4.75 to 5.25	V
Reference voltage	V _{REF}		1.5 to 5.0	V


Electrical Characteristics at Ta = 25°C, $V_{BB} = 24$ V, $V_{CC} = 5$ V, $V_{REF} = 5.0$ V


Parameter	0	Conditions	Ratings			11.7
Parameter	Symbol	Conditions		typ	max	Unit
Output Block						
Output stage supply current	I _{BB} ON	I ₁ = 0.8V, I ₂ = 0.8V, ENABLE = 0.8V	0.5	1.0	2.0	mA
	I _{BB} OFF	ENABLE = 3.2V			0.2	mA
Output saturation voltage	V _O sat1	$I_O = +0.5A$, sink		0.3	0.5	٧
	V _O sat2	I _O = +0.8A, sink		0.5	0.7	V
	V _O sat3	I _O = -0.5A, source		1.6	1.8	V
	V _O sat4	I _O = -0.8A, source		1.8	2.0	V
Output leakage current	I _O 1(leak)	$V_O = V_{BB}$, sink			50	μΑ
	I _O 2(leak)	V _O = 0V, source	-50			μΑ
Output sustain voltage	V _{SUS}	L = 3.9mH, I _O = 1.0A, Design guarantee value *	30			V
Logic Block						
Logic supply current	I _{CC} ON	I ₁ = 0.8V, I ₂ = 0.8V, ENABLE = 0.8V	50	70	92	mA
	I _{CC} OFF	ENABLE = 3.2V	7	10	13	mA
Input voltage	VIH		3.2			V
	V _{IL}				0.8	V
Input current	lін	V _{IH} = 3.2V	35	50	65	μΑ
	IIL	V _{IL} = 0.8V	7	10	13	μΑ
Set current control threshold	Vref/Vsen	I ₁ = 0.8V, I ₂ = 0.8V	9.5	10	10.5	
value		I ₁ = 3.2V, I ₂ = 0.8V	13.5	15	16.5	
		I ₁ = 0.8V, I ₂ = 3.2V	25.5	30	34.5	
Reference current	Iref	Vref = 5.0V, I ₁ = 0.8V, I ₂ = 0.8V	17.5	25	32.5	μΑ
CR pin current	I _{CR}	CR = 1.0V	-1.0			mA
Thermal shutdown temperature	T-TSD	Design guarantee value *		170		°C
Temperature hysteresis width	Ts hys			40		°C

^{*} Design guarantee value, Do not measurement.


Package Dimensions

unit : mm (typ) 3233B






Pin Assignment



Block Diagram



Truth Table

ENABLE	PHASE	OUTA	OUTA
L	Н	Н	L
L	L	L	Н
Н	-	OFF	OFF


11	l ₂	Output current
L	L	$Vref / (10 \times RE) = I_{OUT}$
Н	L	$Vref / (15 \times RE) = I_{OUT} \times 2/3$
L	Н	Vref / (30 × RE) = $I_{OUT} \times 1/3$
Н	Н	0

Note: Output is OFF when ENABLE = H or when $I_1 = I_2 = H$.

Pin Function

Pin No.	Pin name	Function	
7	V _{BB} 1	Output stage power supply voltage pin.	
24	V _{BB} 2	Cathode pin for the upper-side diodes.	
5	E1	Insert resistor RE between these pins and ground to control set current.	
23	E2		
2	OUTA	Output pins.	
1	OUTA		
27	OUTB		
28	OUTB		
14	GND	Ground pin.	
15	S-GND	Sense ground pin.	
6	D-GND	Lower-side internal diode ground (anode).	
22	D-GND		
21	CR	Triangular wave chopping with CR constant setting.	
		Triangular wave OFF time is noise cancel time.	
13	V _{REF} 1	Output current setting pins.	
16	V _{REF} 2	(Output current is set by inputting a 1.5V to 7.5V voltage.)	
9	PHASE1	Output phase select input pin.	
20	PHASE2	High input: $OUT_A = H$, $OUT_A = L$	
		Low input: $OUT_A = L$, $OUT_{\overline{A}} = H$	
10	ENABLE1	Output ON/OFF setting input pins.	
19	ENABLE2	High input: output OFF	
		Low input: output ON	
12,11	I _A 1,I _A 2	Output current setting digital input pins.	
17,18	$I_{B}1,I_{B}2$	Current is set to 1/3, 2/3, 1 by High and Low combinations.	
8	V _{CC}	Logic block power supply voltage pin.	

Application Circuit Example



The fin on the bottom of HSOP-28H package and the fins between pins 7 and 8 and 21 and 22 should be grounded.

LB1945H

Usage Notes

1. VREF pin

Because the VREF pin is used as reference voltage input pin for the current setting, care must be taken to prevent noise from affecting the input.

2. GND pin

Because this IC switches large currents, the ground pattern must be designed with care. The fin on the bottom of the package and the fins between pins 7 and 8 and 21 and 22 should be grounded. Low-impedance patterns should be used in blocks where large currents flow, and these blocks should be separated from low-level signal blocks. In particular, the ground of the sense resistor RE at pin E should be located close to the IC ground. Pattern layout should be designed so that the capacitors between V_{CC} and ground and V_{BB} and ground are close to V_{CC} and V_{BB} .

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa