

# High Current PN Half Bridge with Integrated Driver

## IFX007T

---



### Overview

Type	Package	Marking
IFX007T	PG-TO263-7-1	IFX007T

## Table of Contents


<b>1</b>	<b>Overview .....</b>	<b>1</b>
<b>2</b>	<b>Block diagram .....</b>	<b>4</b>
2.1	Block diagram .....	4
2.2	Terms .....	4
<b>3</b>	<b>Pin configuration .....</b>	<b>5</b>
3.1	Pin assignment .....	5
3.2	Pin definitions and functions .....	5
<b>4</b>	<b>General product characteristics .....</b>	<b>6</b>
4.1	Absolute maximum ratings .....	6
4.2	Functional range .....	7
4.3	Thermal resistance .....	7
<b>5</b>	<b>Block description and characteristics .....</b>	<b>8</b>
5.1	Supply characteristics .....	8
5.2	Power stages .....	9
5.2.1	Power stages - static characteristics .....	10
5.2.2	Switching times .....	11
5.2.3	Power stages - dynamic characteristics .....	12
5.3	Protection functions .....	12
5.3.1	Undervoltage shutdown .....	12
5.3.2	Overtemperature protection .....	13
5.3.3	Current limitation .....	13
5.3.4	Short circuit protection .....	15
5.3.5	Electrical characteristics - protection functions .....	15
5.4	Control and diagnostics .....	16
5.4.1	Input circuit .....	16
5.4.2	Dead time generation .....	16
5.4.3	Adjustable slew rate .....	16
5.4.4	Status flag diagnosis with current sense capability .....	16
5.4.5	Truth table .....	18
5.4.6	Electrical characteristics - control and diagnostics .....	18
<b>6</b>	<b>Application information .....</b>	<b>21</b>
6.1	Application circuit .....	21
6.2	Layout considerations .....	21
6.3	PWM control .....	22
<b>7</b>	<b>Package Outlines .....</b>	<b>23</b>
<b>8</b>	<b>Revision History .....</b>	<b>24</b>

## Block diagram

## 2 Block diagram

The IFX007T is part of the Industrial & Multi Purpose NovalithIC™ family containing three separate chips in one package: One p-channel high-side MOSFET and one n-channel low-side MOSFET together with a driver IC, forming an integrated high current half-bridge. All three chips are mounted on one common lead frame, using the chip-on chip and chip-by-chip technology. The power switches utilize vertical MOS technologies to ensure optimum on state resistance. Due to the p-channel high-side switch the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easy by the integrated driver IC which features logic level inputs, diagnosis with current sense, slew rate adjustment, dead time generation and protection against overtemperature, undervoltage, overcurrent and short circuit. The IFX007T can be combined with other IFX007Ts to form a H-bridge or a3-phase drive configuration.


### 2.1 Block diagram



**Figure 1** Block diagram

### 2.2 Terms

Following figure shows the terms used in this data sheet.



**Figure 2** Terms

Pin configuration

### 3 Pin configuration

#### 3.1 Pin assignment




Figure 3 Pin assignment IFX007T (top view)

#### 3.2 Pin definitions and functions

Table 1 Pin definitions and functions

Pin	Symbol	I/O	Function
<b>1</b>	<b>GND</b>	–	<b>Ground</b>
2	IN	I	Input Defines whether high - or low-side switch is activated
3	INH	I	Inhibit When set to low device goes in sleep mode
<b>4,8</b>	<b>OUT</b>	<b>O</b>	<b>Power output of the bridge</b>
5	SR	I	Slew Rate The slew rate of the power switches can be adjusted by connecting a resistor between SR and GND
6	IS	O	Current Sense and Diagnostics
<b>7</b>	<b>VS</b>	–	<b>Supply</b>

**Bold type: pin needs power wiring**

### General product characteristics

## 4 General product characteristics

The device is intended to be used in an industrial or consumer environment. The circumstances, how the device environment must look like are described in this chapter.

### 4.1 Absolute maximum ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 2 Absolute maximum ratings<sup>1)</sup>**

$T_j = 25^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltages							
Supply voltage	$V_S$	-0.3	–	40	V	–	P_4.1.1
Drain-source voltage high side	$V_{DS(HS)}$	-40	–	–	V	$T_j \geq 25^{\circ}\text{C}$	P_4.1.2
		-38	–	–	V	$T_j < 25^{\circ}\text{C}$	
Drain-source voltage low side	$V_{DS(LS)}$	–	–	40	V	$T_j \geq 25^{\circ}\text{C}$	P_4.1.3
		–	–	38	V	$T_j < 25^{\circ}\text{C}$	
Logic input voltage	$V_{IN}$ $V_{INH}$	-0.3	–	5.3	V	–	P_4.1.4
Voltage at SR pin	$V_{SR}$	-0.3	–	1.0	V	–	P_4.1.5
Voltage between VS and IS pin	$V_S - V_{IS}$	-0.3	–	40	V	–	P_4.1.6
Voltage at IS pin	$V_{IS}$	-20	–	40	V	–	P_4.1.7
Voltage transient between VS and GND pin <sup>2)</sup>	$dV_S$	-1	–	1	V	Transient fall/rise time: $t_{trans} > 85\text{ ns}$ .	P_4.1.8
Currents							
HS/LS continuous drain current	$I_{D(HS)}$ $I_{D(LS)}$	-50	–	50	A	switch active	P_4.1.9
HS/LS pulsed drain current <sup>3)</sup>	$I_{D(HS)}$ $I_{D(LS)}$	-117	–	117	A	$t_{pulse} = 10\text{ ms}$ single pulse	P_4.1.10
Temperatures							
Junction temperature	$T_j$	-40	–	150	°C	–	P_4.1.11
Storage temperature	$T_{stg}$	-55	–	150	°C	–	P_4.1.12
ESD susceptibility							
ESD resistivity HBM IN, INH, SR, IS OUT, GND, VS	$V_{ESD}$	-2 -6	– –	2 6	kV	HBM <sup>4)</sup>	P_4.1.13

- 1) Not subject to production test, specified by design.
- 2) "Under Voltage Shut Down" shall not be triggered.
- 3) Maximum reachable current may be smaller depending on current limitation level.
- 4) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 kV, 100 pF).

## General product characteristics

**Note:** Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Functional range

The parameters of the functional range are listed in the following table:

**Table 3 Functional range**

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Supply voltage range for normal operation	$V_{S(nor)}$	8	–	40	V	$T_j \geq 25^\circ\text{C}$	P_4.2.1
		8	–	38	V	$T_j < 25^\circ\text{C}$	
Junction temperature	$T_j$	-40	–	150	$^\circ\text{C}$	–	P_4.2.2

**Note:** Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

### 4.3 Thermal resistance

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to [www.jedec.org](http://www.jedec.org)

**Table 4 Thermal resistance**

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Thermal resistance Junction-case, high-side switch $R_{thJC(HS)} = \Delta T_{j(HS)} / P_{v(HS)}$	$R_{thJC(HS)}$	–	0.55	0.8	K/W	<sup>1)</sup>	P_4.3.1
Thermal resistance Junction-case, low-side switch $R_{thJC(LS)} = \Delta T_{j(LS)} / P_{v(LS)}$	$R_{thJC(LS)}$	–	1.1	1.6	K/W	<sup>1)</sup>	P_4.3.2
Thermal resistance Junction-ambient	$R_{thJA}$	–	19	–	K/W	<sup>1) 2)</sup>	P_4.3.3

- 1) Not subject to production test, specified by design.
- 2) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 $\mu\text{m}$  Cu, 2 x 35 $\mu\text{m}$  Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

### Block description and characteristics

## 5 Block description and characteristics

### 5.1 Supply characteristics


**Table 5** Supply characteristics

$V_S = 24\text{ V}$ ,  $T_j = 25\text{ °C}$ ,  $I_L = 0\text{ A}$ ,

all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
General							
Supply current	$I_{VS(on)}$	–	2.3	2.8	mA	$V_{INH} = 5\text{ V}$ $V_{IN} = 0\text{ V or } 5\text{ V}$ $R_{SR} = 0\text{ }\Omega$ DC-mode normal operation (no fault condition)	P_5.1.1
Quiescent current	$I_{VS(off)}$	–	7	10	$\mu\text{A}$	$V_{INH} = 0\text{ V}$ $V_{IN} = 0\text{ V or } 5\text{ V}^{1)}$	P_5.1.2

1) Not subject to production test, specified by design.




**Figure 4** Typical quiescent current vs. junction temperature

## Block description and characteristics

### 5.2 Power stages

The power stages of the IFX007T consist of a p-channel vertical DMOS transistor for the high-side switch and an n-channel vertical DMOS transistor for the low-side switch. All protection and diagnostic functions are located in a separate top chip. Both switches allow active freewheeling and thus minimizing power dissipation during PWM control.


The on state resistance  $R_{ON}$  is dependent on the supply voltage  $V_s$  as well as on the junction temperature  $T_j$ . The typical on state resistance characteristics are shown in **Figure 5** and **Figure 6**.



**Figure 5** Typical ON-state resistance vs. supply voltage



### Block description and characteristics



**Figure 6** Typical ON-state resistance vs. junction temperature;  $V_S = 13.5 \text{ V}$ ;  $I_D = 9 \text{ A}$

### 5.2.1 Power stages - static characteristics


**Table 6** Power stages - static characteristics

$V_S = 24 \text{ V}$ ,  $T_J = 25 \text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
High-side switch - static characteristics							
ON state high-side resistance	$R_{\text{ON(HS)}}$	–	5.3	6.5	mΩ	$I_{\text{OUT}} = 9 \text{ A}$ ; $V_{\text{S}} = 13.5 \text{ V}$	P_5.2.1
Leakage current high side	$I_{\text{L(LKHS)}}$	–	–	1	μA	$V_{\text{INH}} = 0 \text{ V}$ ; $V_{\text{OUT}} = 0 \text{ V}$	P_5.2.2
Reverse diode forward-voltage high side <sup>1)</sup>	$V_{\text{DS(HS)}}$	–	0.8	0.9	V	$I_{\text{OUT}} = -9 \text{ A}$	P_5.2.3
Low-side switch - static characteristics							
ON-state low-side resistance	$R_{\text{ON(LS)}}$	–	4.7	6.3	mΩ	$I_{\text{OUT}} = -9 \text{ A}$ ; $V_{\text{S}} = 13.5 \text{ V}$	P_5.2.4
Leakage current low side	$I_{\text{L(LKLS)}}$	–	–	1	μA	$V_{\text{INH}} = 0 \text{ V}$ ; $V_{\text{OUT}} = V_{\text{S}}$	P_5.2.5
Reverse diode forward-voltage low side	$-V_{\text{DS(LS)}}$	–	0.8	0.9	V	$I_{\text{OUT}} = 9 \text{ A}$	P_5.2.6

1) Due to active freewheeling, diode is conducting only for a few μs, depending on  $R_{SR}$ .

### 5.2.2 Switching times



**Figure 7** Definition of switching times high side ( $R_{load}$  to GND)



**Figure 8** Definition of switching times low side ( $R_{load}$  to  $V_s$ )

Due to the timing differences for the rising and the falling edge there will be a slight difference between the length of the input pulse and the length of the output pulse. It can be calculated using the following formulas:

- $\Delta t_{HS} = (t_{dr(HS)} + 0.5 t_{r(HS)}) - (t_{df(HS)} + 0.5 t_{f(HS)})$
- $\Delta t_{LS} = (t_{df(LS)} + 0.5 t_{f(LS)}) - (t_{dr(LS)} + 0.5 t_{r(LS)})$

## Block description and characteristics

### 5.2.3 Power stages - dynamic characteristics

The slew rate resistor at the SR-pin shall not exceed the max. slew rate resistor value of  $R_{SR} \leq 51 \text{ k}\Omega$ .

**Table 7 Power stages - dynamic characteristics**

$V_S = 24 \text{ V}$ ,  $T_j = 25 \text{ }^\circ\text{C}$ ,  $R_{load} = 4 \text{ }\Omega$ , single pulse,

all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
High-side switch dynamic characteristics							
Rise-time of HS	$t_{r(HS)}$	0.05 0.22	0.25 1.3	0.75 4.7	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.7
Switch-ON delay time HS	$t_{dr(HS)}$	1.5 2	3.4 15	4.6 31	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.8
Fall-time of HS	$t_{f(HS)}$	0.05 0.22	0.25 1.3	0.7 4.5	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.9
Switch-OFF delay time HS	$t_{df(HS)}$	0.8 1.1	2.4 9	4.1 21	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.10
Low-side switch dynamic characteristics							
Rise-time of LS	$t_{r(LS)}$	0.05 0.22	0.25 1.3	0.7 4.5	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.11
Switch-OFF delay time LS	$t_{dr(LS)}$	0.2 1	1.5 7	2.5 16	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.12
Fall-time of LS	$t_{f(LS)}$	0.025 0.18	0.25 1.3	0.7 4.5	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.13
Switch-ON delay time LS	$t_{df(LS)}$	1.6 2.0	4.2 16	5.9 36	$\mu s$	$R_{SR} = 0\ \Omega$ $R_{SR} = 51\ k\Omega$	P_5.2.14

### 5.3 Protection functions

The device provides integrated protection functions. These are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not to be used for continuous or repetitive operation, with the exception of the current limitation ([Chapter 5.3.3](#)). In case of overtemperature the IFX007T will apply the slew rate determined by the connected slew rate resistor. In current limitation mode the highest slew rate possible will be applied independent of the connected slew rate resistor. Overtemperature and overcurrent are indicated by a fault current  $I_{IS(LIM)}$  at the IS pin as described in the paragraph [“Status flag diagnosis with current sense capability” on Page 16](#) and [Figure 12](#).

#### 5.3.1 Undervoltage shutdown

To avoid uncontrolled motion of the driven motor at low voltages the device shuts off (output is tri-state), if the supply voltage drops below the switch-off voltage  $V_{UV(OFF)}$ . The IC becomes active again with a hysteresis  $V_{UV(HY)}$  if the supply voltage rises above the switch-on voltage  $V_{UV(ON)}$ .

### Block description and characteristics


#### 5.3.2 Overtemperature protection

The IFX007T is protected against overtemperature by an integrated temperature sensor. Overtemperature leads to a shutdown of both output stages. This state is latched until the device is reset by a low signal with a minimum length of  $t_{\text{reset}}$  at the INH pin, provided that its temperature has decreased at least the thermal hysteresis  $\Delta T$  in the meantime.

Repetitive use of the overtemperature protection impacts lifetime.


#### 5.3.3 Current limitation

The current in the bridge is measured in both switches. As soon as the current in forward direction in one switch (high side or low side) is reaching the limit  $I_{\text{CLx}}$ , this switch is deactivated and the other switch is activated for  $t_{\text{CLS}}$ . During that time all changes at the IN pin are ignored. However, the INH pin can still be used to switch both MOSFETs off. After  $t_{\text{CLS}}$  the switches return to their initial setting. The error signal at the IS pin is reset after  $2 \cdot t_{\text{CLS}}$ . Unintentional triggering of the current limitation by short current spikes (e.g. inflicted by EMI coming from the motor) is suppressed by internal filter circuitry. Due to thresholds and reaction delay times of the filter circuitry the effective current limitation level  $I_{\text{CLx}}$  depends on the slew rate of the load current  $di/dt$  as shown in [Figure 10](#).




**Figure 9** Timing diagram current limitation (inductive load)

### Block description and characteristics



**Figure 10** Typical current limitation detection level vs. current slew rate  $dI_L/dt$



**Figure 11** Typical current limitation detection levels vs. supply voltage

In combination with a typical inductive load, such as a motor, this results in a switched mode current limitation. This method of limiting the current has the advantage of greatly reduced power dissipation in the IFX007T compared to driving the MOSFET in linear mode. Therefore it is possible to use the current limitation

## Block description and characteristics

for a short time without exceeding the maximum allowed junction temperature (e.g. for limiting the inrush current during motor start up). However, the regular use of the current limitation is allowed as long as the specified maximum junction temperature is not exceeded. Exceeding this temperature can reduce the lifetime of the device.

### 5.3.4 Short circuit protection

The device provides embedded protection functions against

- output short circuit to ground
- output short circuit to supply voltage
- short circuit of load

The short circuit protection is realized by the previously described current limitation in combination with the overtemperature shutdown of the device.

### 5.3.5 Electrical characteristics - protection functions

**Table 8 Electrical characteristics - protection functions**

$V_S = 24\text{ V}$ ,  $T_j = 25\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Undervoltage shutdown							
Switch-ON voltage	$V_{UV(ON)}$	–	–	5.0	V	$V_S$ increasing	P_5.3.1
Switch-OFF voltage <sup>1)</sup>	$V_{UV(OFF)}$	3.3	–	4.7	V	$V_S$ decreasing, INH = 1	P_5.3.2
ON/OFF hysteresis	$V_{UV(HY)}$	–	0.3	–	V	<sup>2)</sup>	P_5.3.3
Current limitation							
Current limitation detection level HS/LS	$I_{CLH0}$ $I_{CLL0}$	55	77	98	A	$V_S = 13.5\text{ V}$	P_5.3.4
Current limitation timing							
Shut OFF time for HS and LS	$t_{CLS}$	70	115	210	μs	<sup>2)</sup>	P_5.3.5
Thermal shutdown							
Thermal shutdown junction temperature	$T_{jSD}$	155	175	200	°C	–	P_5.3.6
Thermal switch-ON junction temperature	$T_{jSO}$	150	–	190	°C	–	P_5.3.7
Thermal hysteresis	$DT$	–	7	–	K	<sup>2)</sup>	P_5.3.8
Reset pulse at INH Pin (INH low)	$t_{reset}$	4	–	–	μs	<sup>2)</sup>	P_5.3.9

1) With decreasing  $V_S < 5.5\text{ V}$  activation of the current limitation mode may occur before undervoltage shutdown.

2) Not subject to production test, specified by design.

### Block description and characteristics

## 5.4 Control and diagnostics

### 5.4.1 Input circuit

The control inputs IN and INH consist of TTL/CMOS compatible schmitt triggers with hysteresis which control the integrated gate drivers for the MOSFETs. Setting the INH pin to high enables the device. In this condition one of the two power switches is switched on depending on the status of the IN pin. To deactivate both switches, the INH pin has to be set to low. No external driver is needed. The IFX007T can be interfaced directly to a microcontroller, as long as the maximum ratings in [Chapter 4.1](#) are not exceeded.

### 5.4.2 Dead time generation

In bridge applications it has to be assured that the high-side and low-side MOSFET are not conducting at the same time, connecting directly the battery voltage to GND. This is assured by a circuit in the driver IC, generating a so called dead time between switching off one MOSFET and switching on the other. The dead time generated in the driver IC is automatically adjusted to the selected slew rate.

### 5.4.3 Adjustable slew rate

In order to optimize electromagnetic emission, the switching speed of the MOSFETs is adjustable by an external resistor. The slew rate pin SR allows the user to optimize the balance between emission and power dissipation within his own application by connecting an external resistor  $R_{SR}$  to GND.

### 5.4.4 Status flag diagnosis with current sense capability

The sense pin IS is used as a combined current sense and error flag output.

In normal operation (current sense mode), a current source is connected to the status pin, which delivers a current proportional to the forward load current flowing through the active high-side switch. The sense current can be calculated out of the load current by the following equation:

$$I_{IS} = \frac{1}{dk_{ILIS}} \cdot I_L + I_{IS(offset)} \quad (5.1)$$

The other way around, the load current can be calculated out of the sense current by following equation:

$$I_L = dk_{ILIS} \cdot (I_{IS} - I_{IS(offset)}) \quad (5.2)$$

The differential current sense ratio  $dk_{ilis}$  is defined by:


$$dk_{ILIS} = \frac{I_{L2} - I_{L1}}{I_{IS}(I_{L2}) - I_{IS}(I_{L1})} \quad (5.3)$$

If the high side drain current is zero ( $I_{SD(HS)} = 0A$ ) the offset current  $I_{IS} = I_{IS(offset)}$  still will be driven.


The external resistor  $R_{IS}$  determines the voltage per IS output current. The voltage can be calculated by  $V_{IS} = R_{IS} \cdot I_{IS}$ .

In case of a fault condition the status output is connected to a current source which is independent of the load current and provides  $I_{IS(lim)}$ . The maximum voltage at the IS pin is determined by the choice of the external resistor and the supply voltage. In case of current limitation the  $I_{IS(lim)}$  is activated for  $2 \cdot t_{CLS}$ .

### Block description and characteristics



**Figure 12** Sense current and fault current



**Figure 13** Sense current vs. load current



### Block description and characteristics

#### 5.4.5 Truth table

**Table 9 Truth table**

Device State	Inputs		Outputs			Mode
	INH	IN	HSS	LSS	IS	
Normal operation	0	X	OFF	OFF	0	Stand-by mode
	1	0	OFF	ON	$I_{IS(offset)}$	LSS active
	1	1	ON	OFF	CS	HSS active
Undervoltage (UV)	X	X	OFF	OFF	0	UV lockout, reset
Overtemperature (OT) or short circuit of HSS or LSS	0	X	OFF	OFF	0	Stand-by mode, reset of latch
	1	X	OFF	OFF	1	Shutdown with latch, error detected
Current limitation mode/ overcurrent (OC)	1	1	OFF	ON	1	Switched mode, error detected <sup>1)</sup>
	1	0	ON	OFF	1	Switched mode, error detected <sup>1)</sup>

1) Will return to normal operation after  $t_{CLS}$ ; Error signal is reset after  $2 \cdot t_{CLS}$  (see [Chapter 5.3.3](#))

**Table 10**

Inputs	Switches	Current sense / status flag IS
0 = Logic LOW	OFF = switched off	$I_{IS(offset)}$ = Current sense - Offset (for conditions see table: <a href="#">Current sense</a> )
1 = Logic HIGH	ON = switched on	CS = Current sense - high side (for conditions see table: <a href="#">Current sense</a> )
X = 0 or 1		1 = Logic HIGH (error)
		0 = No output

#### 5.4.6 Electrical characteristics - control and diagnostics

**Table 11 Electrical characteristics - control and diagnostics**

$V_S = 24\text{ V}$ ,  $T_j = 25\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Control inputs (IN and INH)							
High level voltage INH, IN	$V_{\text{INH(H)}}$ $V_{\text{IN(H)}}$	–	1.6	2	V	–	P_5.4.1
Low level voltage INH, IN	$V_{\text{INH(L)}}$ $V_{\text{IN(L)}}$	1.1	1.3	–	V	–	P_5.4.2
Input voltage hysteresis	$V_{\text{INHHY}}$ $V_{\text{INHY}}$	–	300	–	mV	<sup>1)</sup>	P_5.4.3
Input current high level	$I_{\text{INH(H)}}$ $I_{\text{IN(H)}}$	15	30	100	μA	$V_{\text{IN}} = V_{\text{INH}} = 5.3 \text{ V}$	P_5.4.4


### Block description and characteristics

**Table 11 Electrical characteristics - control and diagnostics** (cont'd)

$V_S = 24 \text{ V}$ ,  $T_j = 25^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input current low level	$I_{\text{INH(L)}}$ $I_{\text{IN(L)}}$	15	25	50	$\mu\text{A}$	$V_{\text{IN}} = V_{\text{INH}} = 0.4 \text{ V}$	P_5.4.5
<b>Current sense</b>							
Differential current sense ratio in static on-condition $dk_{\text{ILIS}} = dI_L / dI_S$	$dk_{\text{ILIS}}$	15	19.5	24	$10^3$	$V_S = 13.5 \text{ V}$ $R_{\text{IS}} = 1 \text{ k}\Omega$ $I_{\text{L1}} = 10 \text{ A}$ $I_{\text{L2}} = 40 \text{ A}$	P_5.4.6
Maximum analog sense current, Sense current in fault condition	$I_{\text{IS(lim)}}$	4.1	5	6.1	$\text{mA}$	$V_S = 13.5 \text{ V}$ $R_{\text{IS}} = 1 \text{ k}\Omega$	P_5.4.7
Isense leakage current	$I_{\text{ISL}}$	–	–	1	$\mu\text{A}$	$V_{\text{INH}} = 0 \text{ V}$	P_5.4.8
Isense offset current	$I_{\text{IS(offset)}}$	30	170	385	$\mu\text{A}$	$V_{\text{INH}} = 5 \text{ V}$ $I_{\text{SD(HS)}} = 0 \text{ A}$	P_5.4.9

1) Not subject to production test, specified by design.



**Figure 14 Typical current sense offset current**

Block description and characteristics





Figure 15 Typical characteristic of the maximum analog sense current in fault condition (Pos. 5.4.7.)

## Application information

### 6 Application information

**Note:** The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

#### 6.1 Application circuit



**Figure 16 Application circuit: H-bridge with two IFX007T**

**Note:** This is a simplified example of an application circuit. The function must be verified in the real application.


#### 6.2 Layout considerations

Due to the fast switching times for high currents, special care has to be taken to the PCB layout. Stray inductances have to be minimized in the power bridge design as it is necessary in all switched high power bridges. The IFX007T has no separate pin for power ground and logic ground. Therefore it is recommended to assure that the offset between the ground connection of the slew rate resistor, the current sense resistor and ground pin of the device (GND / pin 1) is minimized. If the IFX007T is used in a H-bridge or B6 bridge design, the voltage offset between the GND pins of the different devices should be small as well.

Due to the fast switching behavior of the device in current limitation mode a low ESR electrolytic capacitor  $C_{10}$  from VS to GND is necessary. This prevents destructive voltage peaks and drops on VS. This is needed for both PWM and non PWM controlled applications. To assure efficiency of  $C_{10}$  and  $C_{19}/C_{29}$  the stray inductance must be low. Therefore the capacitors must be placed very close to the device pins. The value of the capacitors must be verified in the real application, taking care for low ripple and transients at the VS pin of the IFX007T.

The digital inputs need to be protected from excess currents (e.g. caused by induced voltage spikes) by series resistors greater than 7 k $\Omega$ .

### Application information



**Figure 17** Application circuit: half-bridge with a IFX007T (load to GND)

*Note:* This is a simplified example of an application circuit. The function must be verified in the real application.

### 6.3 PWM control

For the selection of the max. PWM frequency the chosen rise/fall-time and the requirements on the duty cycle have to be taken into account. We recommend a PWM-period at least 10 times the rise-time.

Example:

Rise-time = fall-time = 4  $\mu$ s.


=> T-PWM = 10 \* 4  $\mu$ s = 40  $\mu$ s.

=> f-PWM = 25 kHz.

The min. and max. value of the duty cycle (PWM ON to OFF percentage) is determined by the real fall time plus the real rise time. In this example a duty cycle make sense from approximately 20% to 80%.

If a wider duty cycle range is needed, the PWM frequency could be decreased and/or the rise/fall-time could be accelerated.

## 7 Package Outlines



**Figure 18 PG-T0263-7-1 (Plastic Green Transistor Single Outline Package)**

### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:  
<http://www.infineon.com/packages>.

Dimensions in mm

**Revision History**

## **8 Revision History**

<b>Revision</b>	<b>Date</b>	<b>Changes</b>
Rev. 1.0	Data Sheet	Initial release.

#### Trademarks of Infineon Technologies AG

μHVIC™, μIPM™, μPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLiR™, CoolMOS™, CoolSET™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDriviR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRstage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SiL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™.

Trademarks updated November 2015

#### Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2018-02-21**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2018 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.