Internal Block Diagram




Figure 2. Functional Block Diagram of FSDx321

Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	GND	Sense FET source terminal on primary side and internal control ground.
2	Vcc	Positive supply voltage input. Although connected to an auxiliary transform- er winding, current is supplied from pin 5 (Vstr) via an internal switch during startup (see Internal Block Diagram section). It is not until Vcc reaches the UVLO upper threshold (12V) that the internal start-up switch opens and de- vice power is supplied via the auxiliary transformer winding.
3	Vfb	The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally while a capacitor and op- tocoupler are typically connected externally. A feedback voltage of 6V trig- gers over load protection (OLP). There is a time delay while charging external capacitor Cfb from 3V to 6V using an internal 5uA current source. This time delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	lpk	This pin adjusts the peak current limit of the Sense FET. The feedback 0.9mA current source is diverted to the parallel combination of an internal 2.8k Ω resistor and any external resistor to GND on this pin to determine the peak current limit. If this pin is tied to Vcc or left floating, the typical peak current limit will be 0.7A.
5	Vstr	This pin connects directly to the rectified AC line voltage source. At start up the internal switch supplies internal bias and charges an external storage capacitor placed between the Vcc pin and ground. Once the Vcc reaches 12V, the internal switch is opened.
6, 7, 8	Drain	The drain pins are designed to connect directly to the primary lead of the transformer and are capable of switching a maximum of 650V. Minimizing the length of the trace connecting these pins to the transformer will decrease leakage inductance.

Pin Configuration




Figure 3. Pin Configuration (Top View)

Absolute Maximum Ratings

(Ta=25°C, unless otherwise specified)

Characteristic	Symbol	Value	Unit
Drain Pin Voltage	Vdrain	650	V
Vstr Pin Voltage	VSTR	650	V
Drain-Gate Voltage	Vdg	650	V
Gate-Source Voltage	VGS	± 20	V
Drain Current Pulsed ⁽¹⁾	IDM	1.5	А
Continuous Drain Current (Tc=25°C)	ID	0.7	А
Continuous Drain Current (Tc=100°C)	ID	0.32	A
Single Pulsed Avalanche Energy ⁽²⁾	EAS	10	mJ
Supply Voltage	Vcc	20	V
Feedback Voltage Range	VFB	-0.3 to VCC	V
Total Power Dissipation	PD	1.40	W
Operating Junction Temperature	Тյ	Internally limited	°C
Operating Ambient Temperature	TA	-25 to +85	°C
Storage Temperature	TSTG	-55 to +150	°C

Note:

1. Repetitive rating: Pulse width is limited by maximum junction temperature

2. L = 24mH, starting Tj = 25° C

Thermal Impedance

(Ta=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit	
8DIP				
Junction-to-Ambient Thermal ⁽¹⁾	θJA	88.84	°C/W	
Junction-to-Case Thermal ⁽²⁾	θJC	13.94	°C/W	

Note:

1. Free standing with no heatsink; Without copper clad. / Measurement Condition : Just before junction temperature TJ enters into OTP.

2. Measured on the DRAIN pin close to plastic interface.

- all items are tested with the standards JESD 51-2 and 51-10 (DIP).

Electrical Characteristics

(Ta = 25°C unless otherwise specified)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SENSE FET SECTION						
Zero-Gate-Voltage Drain Current	IDSS	VDS=650V, VGS=0V	-	-	25	μA
	1033	VDS=520V, VGS=0V, TC=125°C	-	-	200	μΑ
Drain-Source On-State Resistance	RDS(ON)	V _{GS} =10V, I _D =0.5A	-	14	19	Ω
Forward Trans-Conductance ⁽¹⁾		V _{DS} =50V, I _D =0.5A	1.0	1.3	-	S
Input Capacitance	Ciss	VGS=0V, VDS=25V,	-	162	-	
Output Capacitance	Coss	f=1MHz	-	18	-	pF
Reverse Transfer Capacitance	CRSS		-	3.8	-	
Turn-On Delay Time	td(on)		-	9.5	-	
Rise Time	tr	VDS=325V, ID=1.0A	-	19	-	ns
Turn-Off Delay Time	td(off)	VD3-323V, ID-1.0A	-	33	-	115
Fall Time	tf		-	42	-	
Total Gate Charge	Qg	V _{GS} =10V, I _D =1.0A,	-	7.0	-	
Gate-Source Charge	Qgs	VDS=325V	-	3.1	-	nC
Gate-Drain (Miller) Charge	Qgd	VD3-323V	-	0.4	-	
CONTROL SECTION	•			•	•	
Switching Frequency	fosc	FSDH321	90	100	110	KHz
Switching Frequency Modulation	∆fMOD	13011321	±2.5	±3.0	±3.5	KHz
Switching Frequency	fosc	FSDL321	45	50	55	KHz
Switching Frequency Modulation	ΔfMOD	I SDES21	±1.0	±1.5	±2.0	KHz
Switching Frequency Variation ⁽²⁾	∆fosc	$-25^{\circ}C \leq Ta \leq 85^{\circ}C$	-	±5	±10	%
Maximum Duty Cycle	DMAX	FSDH321	62	67	72	%
Maximum Duty Cycle	DIMAX	FSDL321	71	77	83	%
UVLO Threshold Voltage	VSTART	V _{FB} =GND	11	12	13	V
	VSTOP	VFB=GND	7	8	9	V
Feedback Source Current	IFB	VFB=GND	0.7	0.9	1.1	mA
Internal Soft Start Time	ts/s	V _{FB} =4V	10	15	20	ms
BURST MODE SECTION						
	VBURH	Tj=25°C	0.4	0.5	0.6	V
Burst Mode Voltage	VBURL	1j-25 C	0.25	0.35	0.45	V
	VBUR(HYS)	Hysteresis	-	150	-	mV
PROTECTION SECTION						
Peak Current Limit	ILIM	Tj=25°C, ∆i/∆t=250mA/us	0.60	0.70	0.80	А
Current Limit Delay Time ⁽³⁾	tCLD	Tj=25°C	-	600	-	ns
Thermal Shutdown Temperature ⁽³⁾	TSD		125	145	-	°C
Shutdown Feedback Voltage	VSD		5.5	6.0	6.5	V
Over Voltage Protection	Vovp		18	19	20	V
Shutdown Delay Current	IDELAY	V _{FB} =4V	3.5	5.0	6.5	μA
Leading Edge Blanking Time	tLEB		200	-	-	ns
TOTAL DEVICE SECTION						
Operating Supply Current (control part only)	lop	VCC=14V, VFB=0V	1	3	5	mA
Start-Up Charging Current	Існ	VCC=0V	0.7	0.85	1.0	mA
Vstr Supply Voltage	VSTR	VCC=0V	35	-	-	V

Note:

1. Pulse test: Pulse width \leq 300us, duty \leq 2%

2. These parameters, although guaranteed, are tested in EDS (wafer test) process


3. These parameters, although guaranteed, are not 100% tested in production

Comparison Between FSDM311 and FSDx321


Function	FSDM311	FSDx321	FSDx321 Advantages
Soft-Start	15ms	15ms	 (same for both devices) Gradually increasing current limit during soft-start further reduces peak current and voltage stresses Eliminates external components used for soft-start in most applications Reduces or eliminates output overshoot
External Current Limit	not applicable	Programmable of default current limit	 Smaller transformer Allows power limiting (constant overload power) Allows use of larger device for lower losses and higher efficiency.
Frequency Modulation	not applicable	±3.0KHz @100KHz ±1.5KHz @50KHz	Reduces conducted EMI
Burst Mode Operation	Built into controller	Built into controller	 (same for both devices) Improves light load efficiency Reduces power consumption at no- load Transformer audible noise reduction
Drain Creepage at Package	7.62mm	7.62mm	 (same for both devices) Greater immunity to arcing provoked by dust, debris and other contami- nants

Typical Performance Characteristics (Control Part)


(These characteristic graphs are normalized at Ta = 25°C)




Operating Frequency (Fosc) vs. Ta




Maximum Duty Cycle (DMAX) vs. Ta



Frequency Modulation (\triangle FMOD) vs. Ta




Operating Supply Current (IOP) vs. Ta





Start Threshold Voltage (VSTART) vs. Ta


Stop Threshold Voltage (VSTOP) vs. Ta

Typical Performance Characteristics (Continued)











Peak Current Limit (ILIM) vs. Ta



Over Voltage Protection (VOVP) vs. Ta



Burst Peak Current (IBUR(pk)) vs. Ta

Functional Description

1. Startup : In previous generations of Fairchild Power Switches (FPSTM) the Vstr pin had an external resistor to the DC input voltage line. In this generation the startup resistor is replaced by an internal high voltage current source and a switch that shuts off when 15ms goes by after the supply voltage, Vcc, gets above 12V. The source turns back on if Vcc drops below 8V.




Figure 4. High Voltage Current Source

2. Feedback Control : The FSDx321 employs current mode control, as shown in Figure 5. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the Rsense resistor plus an offset voltage makes it possible to control the switching duty cycle. When the KA431 reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage Vfb is pulled down and it reduces the duty cycle. This event typically happens when the input voltage is increased or the output load is decreased.





Figure 5. Pulse Width Modulation (PWM) Circuit

3. Leading Edge Blanking (LEB) : At the instant the internal Sense FET is turned on, the primary side capacitance and secondary side rectifier diode reverse recovery typically cause a high current spike through the Sense FET. Excessive voltage across the Rsense resistor leads to incorrect feedback operation in the current mode PWM control. To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (tLEB) after the Sense FET is turned on.

4. Protection Circuits : The FPS has several protective functions such as over load protection (OLP), over voltage protection (OVP), abnormal over current protection (AOCP), under voltage lock out (UVLO) and thermal shutdown (TSD). Because these protection circuits are fully integrated inside the IC without external components, the reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the Sense FET remains off. This causes Vcc to fall. When Vcc reaches the UVLO stop voltage VSTOP (8V), the protection is reset and the internal high voltage current source charges the Vcc capacitor via the Vstr pin. When Vcc reaches the UVLO start voltage VSTART (12V), the FPS resumes its normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power Sense FET until the fault condition is eliminated.

4.1 Over Load Protection (OLP) : Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated in order to protect the SMPS. However, even when the SMPS is operating normally, the over load protection (OLP) circuit can be activated during the load transition. In order to avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or an overload situation. In conjunction with the Ipk current limit pin (if used) the current mode feedback path would limit the current in the Sense FET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (Vo) decreases below its rating voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (VFB). If VFB exceeds 3V, the feedback input diode is blocked and the 5uA current source (IDE-LAY) starts to charge Cfb slowly up to Vcc. In this condition, VFB increases until it reaches 6V, when the switching operation is terminated as shown in Figure 6. The shutdown delay time is the time required to charge Cfb from 3V to 6V with 5uA current source.



V_{FB,in} CUMPARATOR Vsense AOOP COMPARATOR Vsense AOOP COMPARATOR Vacop

Figure 7. Abnormal Over Current Protection (AOCP)

Figure 6. Over Load Protection (OLP)

4.2 Thermal Shutdown (TSD) : The Sense FET and the control IC are integrated, making it easier for the control IC to detect the temperature of the Sense FET. When the temperature exceeds approximately 145°C, thermal shutdown is activated.

4.3 Abnormal Over Current Protection (AOCP) : Even though the FPS has OLP (Over Load Protection) and current mode PWM feedback, these are not enough to protect the FPS when a secondary side diode short or a transformer pin short occurs. In addition to start-up, soft-start is also activated at each restart attempt during auto-restart and when restarting after latch mode is activated. The FPS has an internal AOCP (Abnormal Over Current Protection) circuit, as shown in Figure 7. When the gate turn-on signal is applied to the power Sense FET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is then compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, pulse-by-pulse AOCP is triggered regardless of uncontrollable LEB time. Here, pulse-by-pulse AOCP stops the Sense FET within 350ns after it is activated.

4.4 Over Voltage Protection (OVP) : In the event of a malfunction in the secondary side feedback circuit, or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (refer to Figure 5). Then, VFB climbs up in a similar manner to the over load situation, forcing the preset maximum current to be supplied to the SMPS until the over load protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the over load protection is activated, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an over voltage protection (OVP) circuit is employed. In general, Vcc is proportional to the output voltage and the FPS uses Vcc instead of directly monitoring the output voltage. If VCC exceeds 19V, OVP circuit is activated resulting in termination of the switching operation. In order to avoid undesired activation of OVP during normal operation, Vcc should be properly designed to be below 19V.

5. Soft Start : The FPS has an internal soft start circuit that slowly increases the feedback voltage together with the Sense FET current after it starts up. The typical soft start time is 15msec, as shown in Figure 8, where progressive increments of the Sense FET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps to prevent transformer saturation and reduce the stress on the secondary diode.




Figure 8. Soft Start Function




Figure 9. Burst Operation Function

6. Burst Operation : In order to minimize power dissipation in standby mode, the FPS enters burst mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 9, the device automatically enters burst mode when the feedback voltage drops below VBURH(500mV). Switching still continues but the current limit is set to a fixed limit internally to minimize flux density in the transformer. The fixed current limit is larger than that defined by VFB = VBURH and therefore, VFB is driven down further. Switching continues until the feedback voltage drops below VBURL(350mV). At this point switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes VBURH(500mV), switching resumes. The feedback voltage then falls and the process repeats. Burst mode operation alternately enables and disables switching of the power Sense FET thereby reducing switching loss in Standby mode.

7. Frequency Modulation : Modulating the switching frequency of a switched power supply can reduce EMI. Frequency modulation can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the depth of the reference frequency. As can be seen in Figure 10, the frequency changes from 97KHz to 103KHz in 4ms for the FSDH321 (48.5KHz to 51.5KHz for FSDL321). Frequency modulation allows the use of a cost effective inductor instead of an AC input mode choke to satisfy the requirements of world wide EMI limits.




Figure 10. Frequency Modulation Waveform





Figure 11. KA5-series FPS Full Range EMI scan(67KHz, no Frequency Modulation) with DVD Player SET





8. Adjusting Peak Current Limit : As shown in Figure 13, a combined $2.8k\Omega$ internal resistance is connected to the non-inverting lead on the PWM comparator. A external resistance of Rx on the current limit pin forms a parallel resistance with the $2.8k\Omega$ when the internal diodes are biased by the main current source of 900uA.




Figure 13. Peak Current Limit Adjustment

For example, FSDx321 has a typical Sense FET peak current limit (I_{LIM}) of 0.7A. I_{LIM} can be adjusted to 0.5A by inserting Rx between the Ipk pin and the ground. The value of the Rx can be estimated by the following equations:

 $0.7A: 0.5A = 2.8k\Omega: Xk\Omega$,

 $\mathbf{X} = \mathbf{R}\mathbf{x} \parallel 2.8 \mathbf{k} \boldsymbol{\Omega}$.

(X represents the resistance of the parallel network)

Application Tips

1. Methods of Reducing Audible Noise

Switching mode power converters have electronic and magnetic components, which generate audible noises when the operating frequency is in the range of $20 \sim 20,000$ Hz. Even though they operate above 20 kHz, they can make noise depending on the load condition. Designers can employ several methods to reduce these noises. Here are three of these methods:

Glue or Varnish

The most common method involves using glue or varnish to tighten magnetic components. The motion of core, bobbin and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reduce the transformer noise. But, it also can crack the core. This is because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio according to the temperature.

Ceramic Capacitor

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise reduction solution. Some dielectric materials show a piezoelectric effect depending on the electric field intensity. Hence, a snubber capacitor becomes one of the most significant sources of audible noise. It is considerable to use a zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise.

Adjusting Sound Frequency

Moving the fundamental frequency of noise out of $2\sim4$ kHz range is the third method. Generally, humans are more sensitive to noise in the range of $2\sim4$ kHz. When the fundamental frequency of noise is located in this range, one perceives the noise as louder although the noise intensity level is identical. Refer to Figure 14. Equal Loudness Curves.

When FPS acts in Burst mode and the Burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of Burst mode operation lies in the range of 2~4 kHz, adjusting feedback loop can shift the Burst operation frequency. In order to reduce the Burst operation frequency, increase a feedback gain capacitor (CF), opto-coupler supply resistor (RD) and feedback capacitor (CB) and decrease a feedback gain resistor (RF) as shown in Figure 15. Typical Feedback Network of FPS.




Figure 14. Equal Loudness Curves




Figure 15. Typical Feedback Network of FPS

2. Other Reference Materials

- AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPSTM)
- AN-4137: Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS)
- AN-4140: Transformer Design Consideration for Off-line Flyback Converters using Fairchild Power Switch (FPSTM)
- AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPSTM) Flyback Applications
- AN-4147: Design Guidelines for RCD Snubber of Flyback
- AN-4148: Audible Noise Reduction Techniques for FPS Applications

Typical Application Circuit

Application	Output power	Input voltage	Output voltage (Max current)
PC Auxiliary	10W	DC 140~375V	5.0V (2.0A)
Power Supply	1000	DC 140~375V	5.0V (2.0A)


Features

- High efficiency (>70% at full load, full input range)
- Low standby mode power consumption (<1W at DC 375V input and 0.5W load)
- Low component count
- · Enhanced system reliability through various protection functions
- Low EMI through frequency modulation
- Internal soft-start (15ms)

Key Design Notes


- The delay time for over load protection is designed to be about 13ms with C104 of 22nF. If faster/slower triggering of OLP is required, C104 can be changed to a smaller/larger value(eg. 47nF for about 30ms).
- The pule-by-pulse peak current limit level(ILIM) is set to default value 0.7A by floating the Ipk pin (#4).
- R102 and C101 clamp the DRAIN voltage of MOSFET below 650V under all conditions.

1. Schematic



10W PC Auxiliary Power Circuit

2. Transformer Schematic Diagram



3. Winding Specification

	Pin(S → F)	Wire	Turns	Winding Method			
N p/2	3 → 2	0.15φ ×1	80	Solenoid winding			
Insulation	: Polyester Tape	e t = 0.050mm, 3La	ayers				
N 5V	10 → 7	0.55φ ×1	12	Solenoid winding			
Insulation	Insulation : Polyester Tape t = 0.050mm, 3Layers						
NMVcc	4 → 6	0.20φ ×1	40	Solenoid winding			
Insulation	Insulation : Polyester Tape t = 0.050mm, 3Layers						
N P/2	2 → 1	0.15φ ×1	80	Solenoid winding			
Insulation	Insulation : Polyester Tape t = 0.050mm, 3Layers						
N a	5 → 6	0.20φ ×1	34	Solenoid winding			
Outer Insu	ulation : Polyeste	r Tape t = 0.050m	m, 3Layers				

4. Electrical Characteristics

	Pin	Spec.	Remark
Inductance	1 - 3	1.8 m H	1kHz,1V
Leakage	1 - 3	100 uH	2nd side all short

5. Core & Bobbin


Core : EER1625 Bobbin : EER1625


6. Demo Circuit Part List

Part	Value	Note	Part	Value	Note	
	Resistor			Inductor		
R101	680K	1W	L201	10uH	-	
R102	100K	1W			-	
R103	10	1/4W		Diode		
R104	10	1/4W	D101	UF4007	PN Ultra Fast	
R201	1K	1/4W	D102	1N4937	PN Ultra Fast	
R202	330	1/4W	D103	1N4937	PN Ultra Fast	
R203	2K	1/4W	D201	SB360	Schottky	
R204	2K	1/4W	ZD1	1N4746A	18V Zener	
			ZD2	1N4746A	18V Zener	
	Capacitor					
C101	10nF/630V	Film		IC		
C102	47uF/50V	Electrolytic	IC101	FSDH321	FPS™	
C103	10uF/50V	Electrolytic	IC201	KA431(TL431)	Voltage reference	
C104	22nF/50V	Film	IC301	H11A817A	Opto-Coupler	
C201	1000uF/16V	Electrolytic				
C202	100nF/50V	Ceramic				
C203	1uF/100V	Electrolytic				
C204	470uF/16V	Electrolytic				
C301	2.2nF/35V	Ceramic				

Package Dimensions









NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994

MKT-N08FrevB


Package Dimensions (Continued)





8LSOP



LAND PATTERN RECOMMENDATION











Ordering Information

Product Number	Package	Marking Code	BVDSS	fosc	RDS(ON)
FSDH321	8DIP	DH321	650V	100KHz	14Ω
FSDL321	8DIP	DL321	650V	50KHz	14Ω
FSDH321L	8LSOP	DH321	650V	100KHz	14Ω
FSDL321L	8LSOP	DL321	650V	50KHz	14Ω

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com