

October 2013

FDP3652 / FDB3652

N-Channel PowerTrench[®] MOSFET 100 V, 61 A, 16 m Ω

Features

- $r_{DS(on)}$ = 14 m Ω (Typ.), V_{GS} = 10 V, I_D = 61 A
- $Q_{g(tot)}$ = 41 nC (Typ.), V_{GS} = 10 V
- · Low Miller Charge
- Low Q_{RR} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)


Applications

- Synchronous Rectification for ATX / Server / Telecom PSU
- Battery Protection Circuit
- · Motor drives and Uninterruptible Power Supplies
- · Micro Solar Inverter

Formerly developmental type 82769







MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	FDP3652 / FDB3652	Unit	
V _{DSS}	Drain to Source Voltage	100	V	
V_{GS}	Gate to Source Voltage	±20	V	
	Drain Current			
I _D	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$)	61	Α	
	Continuous (T _C = 100°C, V _{GS} = 10V)	43	Α	
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$) with $R_{\theta JA} = 43^{\circ}C/W$)	9	Α	
	Pulsed	Figure 4	Α	
E _{AS}	Single Pulse Avalanche Energy (Note 1)	182	mJ	
	Power dissipation	150	W	
P_{D}	Derate above 25°C	1.0	W/°C	
T _J , T _{STG}	Operating and Storage Temperature -55 to 175			

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-220, D2-PAK	1.0	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-220, D²-PAK (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient D²-PAK, 1in² copper pad area	43	°C/W

©2003 Fairchild Semiconductor Corporation FDP3652 / FDB3652 Rev. C0

рF

nC

nC

nC

nC

nC

53

6.5

-

Device Marking Device		Package Reel Size		Tape Width		Quantity		
FDB3652 FDB3652		D²-PAK	330 mm	24 n	nm 800 uni		units	
FDP3652 FDP3652		TO-220	Tube	N/A		50 units		
Electric	al Chara	acteristics T _C = 25°C	unless otherwis	se noted				
Symbol		Parameter	Test	Conditions	Min	Тур	Max	Units
Off Chara	cteristics	3						
B _{VDSS}	Drain to So	ource Breakdown Voltage	$I_D = 250 \mu A$	$V_{GS} = 0V$	100	-	-	V
	Zero Gate Voltage Drain Current	V _{DS} = 80V		-	-	1	μА	
I _{DSS}		$V_{GS} = 0V$	T _C = 150°C	-	-	250		
I _{GSS}	Gate to Source Leakage Current		$V_{GS} = \pm 20V$		-	-	±100	nA
On Chara	cteristics	5						
V _{GS(TH)}	Gate to Source Threshold Voltage		$V_{GS} = V_{DS}$	_D = 250μA	2	-	4	V
			I _D = 61A, V _{GS} = 10V		-	0.014	0.016	Ω
r	Drain to Source On Resistance	$I_D = 30A, V_{GS} = 6V$		-	0.018	0.026		
r _{DS(ON)}		$I_D = 61A, V_G$ $T_J = 175^{\circ}C$	_{iS} = 10V,	-	0.035	0.043	32	
Dynamic	Characte	ristics						
C _{ISS}	Input Capa	acitance	.,		- \	2880	-	pF
C _{OSS}	Output Ca	pacitance	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz		- \	390	-	pF
^	D T	ranafar Canacitanas				100		"Г

Switching Characteristics $(V_{GS} = 10V)$

Reverse Transfer Capacitance

Gate to Source Gate Charge

Gate to Drain "Miller" Charge

Gate Charge Threshold to Plateau

Total Gate Charge at 10V

Threshold Gate Charge

t _{ON}	Turn-On Time		-	-	146	ns
t _{d(ON)}	Turn-On Delay Time		// -	12	-,/	ns
t _r	Rise Time	V _{DD} = 50V, I _D = 61A	-	85	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 6.8\Omega$	-	26	-	ns
t _f	Fall Time		-	45	/-	ns
t _{OFF}	Turn-Off Time		-	-	107	ns

 $V_{GS} = 0V$ to 10V

 $V_{GS} = 0V \text{ to } 2V$

 $V_{DD} = 50V$ $I_D = 61A$ $I_g = 1.0 \text{mA}$

Drain-Source Diode Characteristics

	Course to Dunin Dinda Valtana	I _{SD} = 61A		-	1.25	V
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 30A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 61A$, $dI_{SD}/dt = 100A/\mu s$	-	-	62	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 61A$, $dI_{SD}/dt = 100A/\mu s$	-	-	45	nC

Notes:

 C_{RSS}

Q_{g(TH)}

Q_{gs2}

 Q_{gd}

 $Q_{g(TOT)}$

1: Starting T_J = 25°C, L = 0.228mH, I_{AS} = 40A. 2: Pulse Width = 100s

100


41

5

15

10

10



10⁻⁴

50 L

Figure 4. Peak Current Capability

10⁻³


10⁻²

t, PULSE WIDTH (s)

10⁻¹

10¹

10⁰



Typical Characteristics T_C = 25°C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit





Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:



- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Iches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeter Squared





Figure 21. Thermal Resistance vs Mounting Pad Area



©2003 Fairchild Semiconductor Corporation FDP3652 / FDB3652 Rev. C0

www.fairchildsemi.com

SABER Electrical Model REV March 2002 template FDP3652 n2.n1.n3 electrical n2,n1,n3 dp..model dbodymod = (isl=1.5e-11,nl=1.06,rs=2.5e-3,trs1=2.4e-3,trs2=1.1e-6,cjo=1.9e-9,m=5.8e-1,tt=2.5e-8,xti=3.9) dp..model dbreakmod = (rs=2.7e-1,trs1=1e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=7e-10,isl=10e-30,nl=10,m=0.58) m..model mmedmod = (type=_n,vto=3.6,kp=5.5,is=1e-30, tox=1) m..model mstrongmod = $(type=_n, vto=4.3, kp=110, is=1e-30, tox=1)$ m..model mweakmod = (type=_n,vto=3,kp=0.03,is=1e-30, tox=1,rs=.1) sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-8,voff=-5) I DRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-5,voff=-8) DPI CAP DRAIN sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1,voff=0.5) 10 sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.5,voff=-1) RLDRAIN **≷**RSLC1 c.ca n12 n8 = 1.1e-951 c.cb n15 n14 = 1.1e-9RSLC2 c.cin n6 n8 = 2.8e-9ISCL DBREAK _ dp.dbody n7 n5 = model=dbodymod 50 dp.dbreak n5 n11 = model=dbreakmod ≶rdrain 8 ESG (dp.dplcap n10 n5 = model=dplcapmod 11 **DBODY EVTHRES** 19 spe.ebreak n11 n7 n17 n18 = 108.2 **MWEAK** EVTEMP **LGATE** spe.eds n14 n8 n5 n8 = 1 **RGATE** (18 22 MMED **EBREAK** spe.egs n13 n8 n6 n8 = 1 20 spe.esg n6 n10 n6 n8 = 1 ← MSTRO RLGATE spe.evthres n6 n21 n19 n8 = 1 LSOURCE CIN SOURCE spe.evtemp n20 n6 n18 n22 = 1 **RSOURCE** i.it n8 n17 = 1RLSOURCE I.lgate n1 n9 = 7.16e-9RBREAK 17 18 I.ldrain n2 n5 = 1.0e-9I.lsource n3 n7 = 2.29e-9**≷**RVTEMP CB 19 res.rlgate n1 n9 = 71.6 CA IT res.rldrain n2 n5 = 10 VBAT res.rlsource n3 n7 = 22.9 EGS EDS m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u **RVTHRES** m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=1.05e-3,tc2=1e-6 res.rdrain n50 n16 = 5.7e-3, tc1=1.7e-2,tc2=3.2e-5 res.rgate n9 n20 = 1.06 res.rslc1 n5 n51 = 1e-6, tc1=1e-3,tc2=1e-7 res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 6.5e-3, tc1=1e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-5.3e-3,tc2=-1.2e-5 res.rvtemp n18 n19 = 1, tc1=-3.3e-3,tc2=1.3e-6sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/150))**7))

©2003 Fairchild Semiconductor Corporation FDP3652 / FDB3652 Rev. C0

SPICE Thermal Model JUNCTION th REV 23 March 2002 FDP3652 CTHERM1 TH 6 1e-2 CTHERM2 6 5 1.5e-2 CTHERM3 5 4 2e-2 RTHERM1 CTHERM1 CTHERM4 4 3 2.1e-2 CTHERM5 3 2 2.2e-2 CTHERM6 2 TL 9e-2 6 RTHERM1 TH 6 2.7e-2 RTHERM2 6 5 2.8e-2 RTHERM2 CTHERM2 RTHERM3 5 4 7.8e-2 RTHERM4 4 3 9e-2 RTHERM5 3 2 2.7e-1 RTHERM6 2 TL 2.87e-1 SABER Thermal Model SABER thermal model FDP3652 RTHERM3 CTHERM3 template thermal_model th tl thermal_c th, tl ctherm.ctherm1 th 6 =1e-2 ctherm.ctherm2 6 5 =1.5e-2 ctherm.ctherm3 5 4 =2e-2 ctherm.ctherm4 4 3 =2.1e-2 RTHERM4 CTHERM4 ctherm.ctherm5 3 2 =2.2e-2 ctherm.ctherm6 2 tl =9e-2 rtherm.rtherm1 th 6 = 2.7e-2 rtherm.rtherm2 6 5 = 2.8e-2 rtherm.rtherm3 5 4 = 7.8e-2 RTHERM5 CTHERM5 rtherm.rtherm4 4 3 =9e-2 rtherm.rtherm5 3 2 =2.7e-1 rtherm.rtherm6 2 tl =2.87e-1 2 RTHERM6 CTHERM6 CASE

Mechanical Dimensions

TO-220 3L




Figure 22. TO-220, Molded, 3Lead, Jedec Variation AB

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TT220-003

Dimension in Millimeters

Mechanical Dimensions

TO-263 2L (D²PAK)




Figure 23. 2LD, TO263, Surface Mount

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TT263-002

Dimension in Millimeters





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ $CROSSVOLT^{\text{TM}}$

CTI ™ Current Transfer Logic™ DEUXPEED® Dual Cool™

EcoSPARK® EfficentMax™ ESBC™

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™

F-PFS™ FRFET® Global Power ResourceSM

GreenBridge™ Green FPS™ Green FPS™ e-Series™

G*max*™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™

MotionMax™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

Programmable Active Droop™

QFET QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SvncFET™

Sync-Lock™ SYSTEM®* TinyBoost[®] TinyBuck[®] TinyCalc™ TinyLogic[®] TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* uSerDes™

UHC[®] Ultra FRFET™ UniFFT™ VCX™ VisualMax™ VoltagePlus™ XSTM

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FPS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification Product Status		Definition
		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev 166

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative