ABSOLUTE MAXIMUM RATINGS* I/O Voltage to GND -0.5V to +6V V_{CC} Voltage to GND -0.5V to +6V I/O, V_{CC} Current ±20mA **Operating Temperature Range** -40°C to +85°C Junction Temperature +150°C Storage Temperature Range -55°C to +125°C Soldering Temperature See IPC/JEDEC J-STD-020A Specification

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS | |
|------------------------------------|---------------------------------|--|-----------------------|------|-------|--|
| Operating Temperature | T _A | (Note 1) | -40 | +85 | °C | |
| Supply Voltage | V _{CC} | (Note 1) | 1.5 | 5.25 | V | |
| 1-Wire Pullup | | $V_{CC} = V_{PUP}$ (Note 1) | 1.5 | 5.25 | V | |
| I/O PIN GENERAL DATA | | | | | • | |
| 1-Wire Pullup Resistance | R _{PUP} | (Notes 1, 2) | 0.3 | 2.2 | kΩ | |
| Power-Up Delay | V _{cc} stable to first | | 1200 | | μs | |
| Input Capacitance | C _{IO} | (Note 3) | | 100 | pF | |
| Input Load Current | IL | $0V \le V(I/O) \le V_{CC}$ | -1 | +1 | μA | |
| Standby Supply Current | I _{CCS} | $V(I/O) \le V_{IL}$, or $V(I/O) \ge V_{IH}$ | | 1 | μA | |
| Active Supply Current | I _{CCA} | | | 100 | μA | |
| High-to-Low Switching Threshold | V_{TL} | (Notes 3, 4, 5) | 0.4 | 3.2 | V | |
| Input Low Voltage | V _{IL} | (Note 1) | | 0.30 | V | |
| Input High Voltage | V_{IH} | (Note 1) | V _{CC} - 0.3 | | V | |
| Low-to-High Switching Threshold | V_{TH} | (Notes 3, 4, 6) | 0.75 | 3.4 | V | |
| Switching Hysteresis | V _{HY} | (Notes 3, 7) | 0.18 | | V | |
| Output Low Voltage at 4mA | V _{OL} | (Note 8) | | 0.4 | V | |
| Rising Edge Holdoff | t _{REH} | Standard speed (Note 9, 3) | 1.25 | 5 | | |
| Kishig Edge Holdoll | | Overdrive speed (Note 9, 3) | 0.5 | 2 | μs | |
| Recovery Time | t _{REC} | Standard speed, | 5 | | | |
| | | $R_{PUP} = 2.2k\Omega$ (Note 1) | _ | | μs | |
| | | Overdrive speed, | 2 | | | |
| | | $R_{PUP} = 2.2k\Omega \text{ (Note 1)}$ | | | | |
| | | Overdrive speed, directly prior to reset pulse: $\mathbf{P}_{1} = 2.2 \text{k} \mathbf{O}$ (Note 1) | 5 | | | |
| | | reset pulse; $R_{PUP} = 2.2k\Omega$ (Note 1) Standard speed | 65 | | | |
| Timeslot Duration | tar an | Overdrive $V_{CC} \ge 2.2V$ | 8 | | 110 | |
| | t _{SLOT} | Overdrive $V_{CC} \ge 1.5V$ | 10 | | μs | |

| | | | | | DS241 | |
|--------------------------------|-------------------|---------------------------------------|-------------------|--------|-------|--|
| PARAMETER | SYMBOL | | MIN | MAX | UNITS | |
| I/O PIN, 1-Wire RESET, P | | | T | | 1 | |
| Reset Low Time | t _{RSTL} | Standard speed | 480 | 640 | μs | |
| | | Overdrive speed | 60 | 80 | pro | |
| Presence-Detect High Time | | Standard speed | 15 | 60 | μs | |
| | t _{PDH} | Overdrive $V_{CC} \ge 2.2V$ | 2 | 6 | | |
| | | Overdrive $V_{CC} \ge 1.5V$ | 2 | 8.5 | | |
| | t _{PDL} | Standard speed | 60 | 240 | μs | |
| Presence-Detect Low Time | | Overdrive $V_{CC} \ge 2.2V$ | 8 | 24 | | |
| | | Overdrive $V_{CC} \ge 1.5V$ | 8 | 30 | | |
| Presence-Detect Fall Time | t _{FPD} | Standard speed (Note 10, 3) | 0.4 | 8 | μs | |
| Presence-Detect Fall Time | | Overdrive speed (Note 10, 3) | 0.05 | 1 | | |
| Progence Detect Comple | t _{MSP} | Standard speed (Note 1) | 60 | 75 | μs | |
| Presence-Detect Sample Time | | Overdrive $V_{CC} \ge 2.2V$ (Note 1) | 6 | 10 | | |
| | | Overdrive $V_{CC} \ge 1.5V$ (Note 1) | 8.5 | 10 | | |
| I/O PIN, 1-Wire WRITE | | | | | | |
| | t _{W0L} | Standard speed (Notes 1, 13) | 60 | 120 | | |
| Write-0 Low Time | | Overdrive $V_{CC} \ge 2.2V$ (Notes 1, | 6 | 16 | μs | |
| | | 13) | 0 | 10 | | |
| | | Overdrive $V_{CC} \ge 1.5V$ (Notes 1, | 8 | 16 | | |
| | | 13) | 0 | 10 | | |
| Write-1 Low Time | t _{W1L} | Standard speed (Notes 1, 11, 13) | 5 | 15 - ε | | |
| | | Overdrive speed (Notes 1, 11, 13) | 1 | 2 - ε | | |
| I/O PIN, 1-Wire READ | · | • | | | | |
| Read Low Time | t _{RL} | Standard speed (Notes 1, 11) | 5 | 15 - ε | 115 | |
| | | Overdrive speed (Notes 1, 11) | 1 | 2 - ε | | |
| Read Sample Time | t _{MSR} | Standard speed (Notes 1, 12) | $t_{RL} + \delta$ | | 5 | |
| | | Overdrive speed (Notes 1, 12) | $t_{RL} + \delta$ | 2 | | |

- Note 1: System requirement.
- **Note 2:** Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times. For more heavily loaded systems, an active pullup such as that found in the DS2480B may be required. Minimum allowable pullup resistance is slightly greater than the value necessary to produce the absolute maximum current (20mA) during 1-Wire low times at V_{PUP} = 5.25V assuming $V_{OL} = 0V$.
- **Note 3:** Not production tested.
- Note 4: V_{TL} and V_{TH} are functions of V_{CC} and temperature.
- **Note 5:** Voltage below which during a falling edge on I/O, a logic '0' is detected.
- **Note 6:** Voltage above which during a rising edge on I/O, a logic '1' is detected.
- **Note 7:** After V_{TH} is crossed during a rising edge on I/O, the voltage on I/O has to drop by V_{HY} to be detected as logic '0'.
- **Note 8:** The I-V characteristic is linear for voltages less than 1V.
- **Note 9:** The earliest recognition of a negative edge is possible at t_{REH} after V_{TH} has been reached on the previous edge.
- **Note 10:** Interval during the negative edge on I/O at the beginning of a presence-detect pulse between the time at which the voltage is 90% of V_{PUP} and the time at which the voltage is 10% of V_{PUP} .

LSB

- Note 11: ϵ represents the time required for the pullup circuitry to pull the voltage on I/O up V_{IL} to V_{TH}.
- Note 12: δ represents the time required for the pullup circuitry to pull the voltage on I/O up from V_{IL} to the input-high threshold of the bus master.
- **Note 13:** Interval begins when the voltage drops below V_{TL} during a negative edge on I/O and ends when the voltage rises above V_{TH} during a positive edge on I/O.

OPERATION

The DS2411's registration number is accessed through a single data line. The 48-bit serial number, 8-bit family code, and 8-bit CRC are retrieved using the Dallas 1-Wire protocol. This protocol defines bus transactions in terms of the bus state during specified time slots that are bus-master-generated falling edges on the I/O pin. All data is read and written least significant bit first. The device requires a delay between V_{CC} power-up and initial 1-Wire communication, t_{PWRP} (1200µs). During this time the device may issue presence-detect pulses.

1-Wire BUS SYSTEM

The 1-Wire bus has a single bus master and one or more slaves. In all instances, the DS2411 is a slave device. The bus master is typically either a microcontroller or a Dallas Semiconductor bridge chip such as the DS2480, DS2490, or DS1481. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal type and timing).

Hardware Configuration

The 1-Wire bus has a single data line, I/O. It is important that each device on the bus be able to drive I/O at the appropriate time. To facilitate this, each device has an open-drain or three-state output. The DS2411 has an open-drain output with an internal circuit equivalent to that shown in Figure 3. The bus master can have the same equivalent circuit. If a bidirectional pin is not available on the master, separate output and input pins can be connected together. The bus requires a pullup resistor at the master end of the bus, as shown in Figure 4. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus has a maximum data rate of 15.4kbps in standard speed and 125kbps in overdrive.

The idle state for the 1-Wire bus is high. If a transaction needs to be suspended for any reason, I/O must remain high if the transaction is to be resumed. If the bus is pulled low, slave devices on the bus will interpret the low as either a timeslot, or a reset depending on the duration.

Figure 1. DS2411 REGISTRATION NUMBER

| 8-BIT CF | RC CODE | | 48-BIT SERIAL NUMBER | | 8-BIT FAMILY (01h) | CODE |
|----------|---------|-----|----------------------|-----|-----------------------|------|
| MSB | LSB | MSB | | LSB | MSB | LSB |

Figure 2. 1-WIRE CRC GENERATOR




Figure 3. DS2411 EQUIVALENT CIRCUIT






Figure 4. BUS MASTER CIRCUIT

a) Open Drain



 R_{PUP} must be between 0.3 k_Ω and 2.2 k_Ω. The optimal value depends on the 1-Wire communication speed and the bus load characteristics.

b) DS2480B Serial Bridge



TRANSACTION SEQUENCE

The communication sequence for accessing the DS2411 through the 1-Wire bus is as follows:

- Initialization
- ROM Function Command
- Read Data

INITIALIZATION

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by a presence pulse(s) transmitted by the slave(s). The presence pulse lets the bus master know that the DS2411 is on the bus and is ready to operate. For more details, see the *1-Wire Signaling* section.

ROM FUNCTION COMMANDS

Once the bus master has detected a presence, it can issue one of the three ROM function commands. All ROM function command codes are 1 byte long. A list of these commands follows (see the flowchart in Figure 5).

Read ROM [33h]

This command allows the bus master to read the DS2411's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command should only be used if there is a single slave device on the bus. If more than one slave is present on the bus, a data collision results when all slaves try to transmit at the same time (open drain produces a wired-AND result), and the resulting registration number read by the master will be invalid.

Search ROM [F0h]


When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their registration numbers. By taking advantage of the wired-AND property of the bus, the master can use a process of elimination to identify the registration numbers of all slave devices. For each bit of the registration number, starting with the least significant bit, the bus master issues a triplet of time slots. On the first slot, each slave device participating in the search outputs the true value of its registration number bit. On the second slot, each slave device participating in the search outputs the true value of the bit to be selected. All slave devices that do not match the bit written by the master stop participating in the search. If both of the registration number of a single device. Additional passes identify the registration numbers of the registration number of a single device. Additional passes identify the registration numbers of the remaining devices. Refer to App Note 187: *1-Wire Search Algorithm* for a detailed discussion, including an example.

Overdrive Skip ROM [3Ch]

This command causes all overdrive-capable slave devices on the 1-Wire network to enter overdrive speed (OD = 1). All communication following this command has to occur at overdrive speed until a reset pulse of minimum 480µs duration resets all devices on the bus to regular speed (OD = 0).

To subsequently address a specific overdrive-supporting device, a reset pulse at overdrive speed has to be issued followed by a read ROM or search ROM command sequence. Overdrive speeds up the time for the search process.

Figure 5. ROM FUNCTIONS FLOW CHART



1-WIRE SIGNALING

The DS2411 requires strict protocols to ensure data integrity. The protocol consists of four types of signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, and Read Data. Except for the presence pulse the bus master initiates all these signals. The DS2411 can communicate at two different speeds: standard speed and Overdrive speed. If not explicitly set into the Overdrive mode, the DS2411 will communicate at standard speed. While in Overdrive Mode the fast timing applies to all waveforms.

To get from idle to active, the voltage on the 1-Wire line needs to fall from V_{PUP} below the threshold V_{TL} . To get from active to idle, the voltage needs to rise from V_{ILMAX} past the threshold V_{TH} . The voltage V_{ILMAX} is relevant for the DS2411 when determining a logical level, but not for triggering any events.

The initialization sequence required to begin any communication with the DS2411 is shown in Figure 6. A Reset Pulse followed by a Presence Pulse indicates the DS2411 is ready to receive data, given the correct ROM and memory function command. In a mixed population network, the reset low time t_{RSTL} needs to be long enough for the slowest 1-Wire slave device to recognize it as a reset pulse. If the bus master uses slew-rate control on the falling edge, it must pull down the line for $t_{RSTL} + t_F$ to compensate for the edge. A t_{RSTL} duration of 480µs or longer will exit the Overdrive Mode returning the device to standard speed. If the DS2411 is in Overdrive Mode and t_{RSTL} is no longer than 80µs, the device will remain in Overdrive Mode.

After the bus master has released the line it goes into receive mode (RX). Now, the 1-Wire bus is pulled to V_{PUP} via the pullup resistor or, in case of a DS2480B driver, by active circuitry. When the threshold V_{TH} is crossed, the DS2411 waits for t_{PDH} and then transmits a Presence Pulse by pulling the line low for t_{PDL} . To detect a presence pulse, the master must test the logical state of the 1-Wire line at t_{MSP} .

The t_{RSTH} window must be at least the sum of t_{PDHMAX} , t_{PDLMAX} , and t_{RECMIN} . Immediately after t_{RSTH} is expired, the DS2411 is ready for data communication. In a mixed population network, t_{RSTH} should be extended to minimum 480µs at standard speed and 48µs at Overdrive speed to accommodate other 1-Wire devices.


Read/Write Time Slots

Data communication with the DS2411 takes place in time slots that carry a single bit each. Write time slots transport data from bus master to slave. Read time-slots transfer data from slave to master. The definitions of the write and read time slots are illustrated in Figure 7.


All communication begins with the master pulling the data line low. As the voltage on the 1-Wire line falls below the threshold V_{TL} , the DS2411 starts its internal timing generator that determines when the data line will be sampled during a write time slot and how long data will be valid during a read time slot.

Master to Slave

For a **write-one** time slot, the voltage on the data line must have crossed the V_{THMAX} threshold after the write-one low time t_{W1LMAX} is expired. For a **write-zero** time slot, the voltage on the data line must stay below the V_{THMIN} threshold until the write-zero low time t_{W0LMIN} is expired. For most reliable communication the voltage on the data line should not exceed V_{ILMAX} during the entire t_{W0L} window. After the V_{THMAX} threshold has been crossed, the DS2411 needs a recovery time t_{REC} before it is ready for the next time slot.







Slave to Master

A **read-data** time slot begins like a write-one time slot. The voltage on the data line must remain below V_{TLMIN} until the read low time t_{RL} is expired. During the t_{RL} window, when responding with a 0, the DS2411 will start pulling the data line low; its internal timing generator determines when this pull-down ends and the voltage starts rising again. When responding with a 1, the DS2411 will not hold the data line low at all, and the voltage starts rising as soon as t_{RL} is over.

The sum of $t_{RL} + \delta$ (rise rime) on one side and the internal timing generator of the DS2411 on the other side define the master sampling window (t_{MSRMIN} to t_{MSRMAX}) in which the master must perform a read from the data line. For most reliable communication, t_{RL} should be as short as permissible and the master should read close to but no later than t_{MSRMAX} . After reading from the data line, the master must wait until t_{SLOT} is expired. This guarantees sufficient recovery time t_{REC} for the DS2411 to get ready for the next time slot.


Improved Network Behavior

In a 1-Wire environment, line termination is possible only during transients controlled by the bus master (1-Wire driver). 1-Wire networks therefore are susceptible to noise of various origins. Depending on the physical size and topology of the network, reflections from end points and branch points can add up or cancel each other to some extent. Such reflections are visible as glitches or ringing on the 1-Wire communication line. A glitch during the rising edge of a time slot can cause a slave device to lose synchronization with the master and, as a consequence, result in a search ROM command coming to a dead end. For better performance in network applications, the DS2411 uses a new 1-Wire front end, which makes it less sensitive to noise and also reduces the magnitude of noise injected by the slave device itself.

The 1-Wire front end of the DS2411 differs from traditional slave devices in four characteristics.

- The falling edge of the presence pulse has a controlled slew rate. This provides a better match to the line impedance than a digitally switched transistor, converting the high frequency ringing known from traditional devices into a smoother low-bandwidth transition. The slew rate control is specified by the parameter t_{FPD}, which has different values for standard and Overdrive speed.
- 2) There is additional low-pass filtering in the circuit that detects the falling edge at the beginning of a time slot. This reduces the sensitivity to high-frequency noise. As a consequence, the duration of the setup time t_{SU} at standard speed is larger than with traditional devices. This additional filtering does not apply at Overdrive speed.
- There is a hysteresis at the low-to-high switching threshold V_{TH}. If a negative glitch crosses V_{TH} but doesn't go below V_{TH} - V_{HY}, it will not be recognized (Figure 8, Case A). The hysteresis is effective at any 1-Wire speed.
- 4) There is a time window specified by the rising edge hold-off time t_{REH} during which glitches will be ignored, even if they extend below V_{TH} V_{HY} threshold (Figure 8, Case B, $t_{GL} < t_{REH}$). Deep voltage droops or glitches that appear late after crossing the V_{TH} threshold and extend beyond the t_{REH} window cannot be filtered out and will be taken as beginning of a new time slot (Figure 8, Case C, $t_{GL} \ge t_{REH}$). The duration of the hold-off time is independent of the 1-Wire speed.

Only devices which have the parameters t_{FPD} , V_{HY} and t_{REH} specified in their electrical characteristics use the improved 1-Wire front end.



CRC GENERATION

To validate the registration number transmitted from the DS2411, the bus master can generate a CRC value from the 8-bit family code and unique 48-bit serial number as it is received. If the CRC matches the last 8 bits of the registration number, the transmission is error free.

The equivalent polynomial function of this CRC is: $CRC = x^8 + x^5 + x^4 + 1$.

CUSTOM DS2411

Customization of a portion of the unique 48-bit serial number by the customer is available. Dallas Semiconductor will register and assign a specific customer ID in the 12 most significant bits of the 48-bit field. The next most significant bits are selectable by the customer as a starting value, and the least significant bits are non-selectable and will be automatically incremented by one. Certain quantities and conditions apply for these custom parts. Contact your Maxim/Dallas Semiconductor sales representative for more information.

PACKAGE INFORMATION

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
|--------------|--------------|----------------|
| SOT23-3 | U3+3 | <u>21-0051</u> |
| 6 TSOC | D6+1 | <u>21-0382</u> |
| 4 Flip Chip | BF411-1 | <u>21-0282</u> |