

## Selection Guide

	-15	-20	-35	-45
Maximum Access Time (ns)	15	20	35	45
Maximum Operating Current (mA)	120	120	120	120
Maximum CMOS Standby Current (mA)	40	20	20	20

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with  
Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential  
(Pin 28 to Pin 14) ..... -0.5V to +7.0V

DC Voltage Applied to Outputs  
in High Z State ..... -0.5V to +7.0V

DC Input Voltage ..... -3.0V to +7.0V

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

### Electrical Characteristics Over the Operating Range<sup>[2]</sup>



Parameter	Description	Test Conditions	-15		-20		-35, -45		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> Output Disabled	-10	+10	-10	+10	-10	+10	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max. I <sub>OUT</sub> = 0 mA		120		120		120	mA
I <sub>SB1</sub>	Automatic $\overline{\text{CE}}$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{\text{CE}} \geq V_{IH}$ , Min. Duty Cycle = 100%		40		40		20	mA
I <sub>SB2</sub>	Automatic $\overline{\text{CE}}$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{\text{CE}}_1 \geq V_{CC} - 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V		40		20		20	mA

#### Notes:

1. T<sub>A</sub> is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. V<sub>IL</sub> (min.) = -3.0V for pulse durations less than 30 ns.

**Capacitance<sup>[4]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{CC} = 5.0\text{V}$	10	pF
$C_{OUT}$	Output Capacitance		10	pF

**AC Test Loads and Waveforms**

**Switching Characteristics Over the Operating Range<sup>[2, 5]</sup>**


Parameter	Description	-15		-20		-35		-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t <sub>RC</sub>	Read Cycle Time	15		20		35		45		ns
t <sub>AA</sub>	Address to Data Valid		15		20		35		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		5		5		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		15		20		35		45	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		10		10		15		20	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	3		3		3		3		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[6]</sup>		8		8		12		15	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[7]</sup>	5		5		5		5		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		8		8		15		15	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power-Down		15		20		20		25	ns
WRITE CYCLE <sup>[8]</sup>										
t <sub>WC</sub>	Write Cycle Time	15		20		25		40		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	12		15		25		30		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		15		25		30		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	12		15		20		20		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		10		15		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[6]</sup>		7		7		10		15	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z	5		5		5		5		ns

**Notes:**

- Tested initially and after any design or process changes that may affect these parameters
- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5\text{ pF}$  as in part (b) of AC Test Loads. Transition is measured  $\pm 500\text{ mV}$  from steady state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


## Switching Waveforms

### Read Cycle No. 1<sup>[9, 10]</sup>




C128A-6

### Read Cycle No. 2<sup>[9, 11]</sup>



C128A-7


### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[8]</sup>



C128A-8

#### Notes:

9.  $\overline{WE}$  is HIGH for read cycle.
10. Device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .
11. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)<sup>[8, 12, 13]</sup>**


C128A-9

**Notes:**

12. Data I/O pins enter high-impedance state, as shown, when  $\overline{\text{OE}}$  is held LOW during write.
13. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

## Typical DC and AC Characteristics




## Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C128A-15PC	51-85013	24-pin (300-Mil) Molded DIP	Commercial
	CY7C128A-15VC	51-85030	24-pin Molded SOJ	
	CY7C128A-15VXC		24-pin Molded SOJ	
20	CY7C128A-20VXC	51-85030	24-pin Molded SOJ (Pb-free)	Commercial
35	CY7C128A-35VC	51-85030	24-pin Molded SOJ	Commercial
45	CY7C128A-45PC	51-85013	24-pin (300-Mil) Molded DIP	Commercial

Please contact local sales representative regarding availability of these parts


## Package Diagrams

**24-pin (300-Mil) Molded DIP (51-85013)**



**Package Diagrams** (continued)

**24-pin (300-mil) SOJ (51-85030)**





DIMENSIONS IN INCHES[MM]

MIN.  
MAX.

REFERENCE JEDEC MO-088

PACKAGE WEIGHT 0.75gms

PART #	
V24.3	STANDARD PKG.
VZ24.3	LEAD FREE PKG.



51-85030-B

**Document History Page**

Document Title: CY7C128A 2K x 8 Static RAM Document Number: 38-05028				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106814	09/10/01	SZV	Change from Spec number: 38-00094 to 38-05028
*A	493543	See ECN	NXR	Removed 25 ns speed bin Removed Military Operating Range Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed $I_{OS}$ parameter from DC Electrical Characteristics table Updated ordering Information Table