



Logic Block Diagram - CY62167G



Logic Block Diagram - CY62167GE



CY62167G/CY62167GE MoBL



Contents

Pin Configuration - CY62167G	4
Pin Configuration - CY62167GE	5
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	7
Capacitance	9
Thermal Resistance	9
AC Test Loads and Waveforms	9
Data Retention Characteristics	10
Data Retention Waveform	10
Switching Characteristics	11
Switching Waveforms	
Truth Table - CY62167G/CY62167GE	
FRR Output - CY62167GF	16

Ordering information	17
Ordering Code Definitions	18
Package Diagrams	
Acronyms	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	23
PSoC® Solutions	23
Cypress Developer Community	23
Technical Support	23



Pin Configuration - CY62167G

Figure 1. 48-ball VFBGA Pinout (Dual Chip Enable without ERR) - CY62167G [5]





Figure 2. 48-pin TSOP I Pinout (Dual Chip Enable without ERR) - CY62167G [5, 6]



Note

- 5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 6. Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2M × 8 configuration, pin 45 is the extra address line A20, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used and can be left floating.



Pin Configuration - CY62167GE

Figure 3. 48-ball VFBGA Pinout (Single Chip Enable with ERR) – CY62167GE [7, 8]





Figure 4. 48-ball VFBGA Pinout (Dual Chip Enable with ERR) – CY62167GE [7, 8]



Note

- 7. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 8. ERR is an Output pin. If not used, this pin should be left floating.



Pin Configuration – CY62167GE (continued)

Figure 5. 48-pin TSOP I Pinout (Dual Chip Enable with ERR) - CY62167GE [9, 10]



NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin

configuration.

10. Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2M × 8 configuration, pin 45 is the extra address line A20, while the BHE, BLE, and I/O₈ to I/O₁₄ pins are not used and can be left floating.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature Supply voltage

DC input voltage ^[11]	–0.5 V to V _{CC} + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC} ^[12]
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V ^[15,16] , 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

	5		T1 O 1111		45/55 ns				
Parameter	De	escription	lest Conditions	Test Conditions		Typ [13]	Max	Unit	
V _{OH}	Output	1.65 V to 2.2 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -0.1 mA		1.4	_	_	V	
	HIGH voltage	2.2 V to 2.7 V ^[15,16]	V_{CC} = Min, I_{OH} = -0.1 mA		2.0	_	_	1	
		2.7 V to 3.6 V ^[15,16]	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	1	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -1.0 mA		2.4	_	_	1	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -0.1 mA		$V_{\rm CC} - 0.4^{[14]}$	_	_		
V_{OL}	Output LOW		V _{CC} = Min, I _{OL} = 0.1 mA		_	_	0.2		
	voltage	2.2 V to 2.7 V ^[15,16]	V _{CC} = Min, I _{OL} = 0.1 mA		-	_	0.4		
		2.7 V to 3.6 V ^[15,16]	V _{CC} = Min, I _{OL} = 2.1 mA		-	_	0.4		
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 2.1 mA		-	_	0.4		
V _{IH}	Input HIGH voltage ^[11]	1.65 V to 2.2 V	_		1.4	_	V _{CC} + 0.2		
	voitage	2.2 V to 2.7 V ^[15,16]	_		1.8	_	V _{CC} + 0.3		
		2.7 V to 3.6 V ^[15,16]	_		2.0	_	V _{CC} + 0.3		
		4.5 V to 5.5 V	_		2.2	_	V _{CC} + 0.5		
V_{IL}	Input LOW voltage ^[11]	1.65 V to 2.2 V	_		-0.2	_	0.4		
	voltage[11]	2.2 V to 2.7 V ^[15,16]			-0.3	_	0.6		
		2.7 V to 3.6 V ^[15,16]	_		-0.3	_	0.8		
		4.5 V to 5.5 V	_		-0.5	_	0.8		
I _{IX}	Input leakage	nput leakage current $GND \le V_{IN} \le V_{CC}$		$GND \le V_{IN} \le V_{CC}$		_	+1.0	μА	
l _{OZ}	Output leaka	ge current	GND ≤ V _{OUT} ≤ V _{CC} , Output di	-1.0	_	+1.0			
I _{CC}	V _{CC} operating supply current		V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	_	29.0	36.0	mA	
				f = 18.18 MHz (55 ns)	_	29.0	32.0		
				f = 1 MHz	_	7.0	9.0		

- 11. V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
 12. Full device AC operation assumes a 100-µs ramp time from 0 to V_{CC} (min) and 200-µs wait time after V_{CC} stabilizes to its operational value.
- 13. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
- 14. This parameter is guaranteed by design and is not tested.
- 15. The 3V Typical V_{CC} device is offered with improved I_{CC,} I_{SB1} and I_{SB2} specifications compared to the current revision with same marketing part number. The new device will be in production from WW1952. For more information, please contact Cypress Sales representative.
- 16. For next version of this 3V Typical V_{CC} device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805.

Document Number: 001-81537 Rev. *Q Page 7 of 23



DC Electrical Characteristics (continued)

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Condition		4	Unit		
	Description	rest Condition	S	Min	Typ [13]	Max	Unit
I _{SB1} ^[17]	Automatic Power-down Current – CMOS Inputs; V _{CC} = 2.2 V to 3.6 V ^[18, 19] and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2$	2 V,	_	5.5	16.0	μА
	Automatic Power-down Current – CMOS Inputs V _{CC} = 1.65 V to 2.2 V		$V_{IN} \ge V_{CC} - 0.2 \text{ V}, V_{IN} \le 0.2 \text{ V},$ $f = f_{max} \text{ (address and data only)},$ $f = 0 (\overline{OF} \text{ and } \overline{WF}) V_{CC} = V_{CC}(max)$			26.0	
I _{SB2} ^[17]	Current – CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or	25 °C	_	5.5	6.5 ^[20]	-
		V _{CC} = 2.2 V to 3.6 V ^[18, 19] and	CE ₂ ≤ 0.2 V or	40 °C	_	6.3	8.0 ^[20]
	4.5 V to 5.5 V	l	70 °C	-	8.4	12.0 ^[20]	
		(BHE and BLE) \geq V _{CC} - 0.2 V, V _{IN} \geq V _{CC} - 0.2 V or V _{IN} \leq 0.2 V, f = 0, V _{CC} = V _{CC(max)}	85 °C	-	12.0	16.0	
	Automatic Power-down Current – CMOS Inputs V _{CC} = 1.65 V to 2.2 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.1$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{V}_{\text{IN}} \le 0.2$ $\text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC}(\text{max})}$	_	7.0	26.0		

^{17.} Chip enables (CE₁ and CE₂) and BYTE must be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.

18. The 3V Typical V_{CC} device is offered with improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the current revision with same marketing part number. The new device will be in production from WW1952. For more information, please contact Cypress Sales representative.

19. For next version of this 3V Typical V_{CC} device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805.

^{20.} The I_{SB2} maximum limits at 25 °C, 40 °C, and 70 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [21]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10.0	pF
C _{OUT}	Output capacitance		10.0	pF


Thermal Resistance

Ī	Parameter [21]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
((H)		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
	(H) 10	Thermal resistance (junction to case)		15.75	13.42	°C/W

AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

OUTPUT• V_{TH}

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V
V _{HIGH}	1.8	2.5	3.0	5.0	V

Note

^{21.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[22]	Max	Unit
V_{DR}	V _{CC} for data retention	-	1.0	-	_	V
I _{CCDR} [23, 24]	Data retention current	$1.2 \text{ V} \le \text{V}_{CC} \le 2.2 \text{ V},$	1	7.0	26.0	μА
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V}$				
		or (\overline{BHE} and \overline{BLE}) \geq V _{CC} $-$ 0.2 V, V _{IN} \geq V _{CC} $-$ 0.2 V or V _{IN} \leq 0.2 V				
		2.2 V < $V_{CC} \le 3.6 V^{[25, 26]}$ or 4.5 V $\le V_{CC} \le 5.5 V$,	_	5.5	16.0	μА
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V}$				
		or (\overline{BHE} and \overline{BLE}) \geq V _{CC} $-$ 0.2 V, V _{IN} \geq V _{CC} $-$ 0.2 V or V _{IN} \leq 0.2 V				
t _{CDR} ^[27]	Chip deselect to data retention time	-	0.0	_	_	_
t _R [27, 28]	Operation recovery time	_	45/55	_	_	ns

Data Retention Waveform

Figure 7. Data Retention Waveform [29]



- 22. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
- 23. Chip enables (CE₁ and CE₂) and BYTE must be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.
- 1. CCDR is guaranteed only after the device is first powered up to V_{CC(min)} and then brought down to V_{DR}.
 2.5. The 3V Typical V_{CC} device is offered with improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the current revision with same marketing part number. The new device will be in production from WW1952. For more information, please contact Cypress Sales representative.
- 26. For next version of this 3V Typical V_{CC} device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805.

- 27. These parameters are guaranteed by design and are not tested.

 28. <u>Full-device</u> operation requires <u>line</u> V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 29. <u>BHE.BLE</u> is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both <u>BHE</u> and <u>BLE</u>.

Document Number: 001-81537 Rev. *Q Page 10 of 23



Switching Characteristics

[30]	B	45	ns	55	11:4	
Parameter [30]	Description	Min	Max	Min	Max	Unit
Read Cycle			1	•	•	•
t _{RC}	Read cycle time	45.0	_	55.0	_	ns
t _{AA}	Address to data valid/Address to ERR valid	_	45.0	_	55.0	ns
t _{OHA}	Data hold from address change/ERR hold from address change	10.0	-	10.0	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid / CE LOW to ERR valid	-	45.0	_	55.0	ns
t _{DOE}	OE LOW to data valid/OE LOW to ERR valid	_	22.0	_	25.0	ns
t _{LZOE}	OE LOW to Low Z ^[31, 32]	5.0	_	5.0	-	ns
t _{HZOE}	OE HIGH to High Z ^[31, 32, 33]	_	18.0	_	18.0	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[31, 32]	10.0	_	10.0	-	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[31, 32, 33]	_	18.0	_	18.0	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[34]	0.0	_	0.0	-	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[34]	_	45.0	_	55.0	ns
t _{DBE}	BLE/BHE LOW to data valid	_	45.0	_	55.0	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[31]	5.0	_	5.0	-	ns
t _{HZBE}	BLE/BHE HIGH to High Z ^[31, 33]	_	18.0	_	18.0	ns
Write Cycle [35, 3	6]		1	•	•	•
t _{WC}	Write cycle time	45.0	_	55.0	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35.0	_	40.0	_	ns
t _{AW}	Address setup to write end	35.0	_	40.0	-	ns
t _{HA}	Address hold from write end	0	_	0	-	ns
t _{SA}	Address setup to write start	0	_	0	-	ns
t _{PWE}	WE pulse width	35.0	_	40.0	-	ns
t _{BW}	BLE/BHE LOW to write end	35.0	_	40.0	-	ns
t _{SD}	Data setup to write end	25.0	_	25.0	_	ns
t _{HD}	Data hold from write end	0.0	_	0.0	_	ns
t _{HZWE}	WE LOW to High Z ^[31, 32, 33]	_	18.0	_	20.0	ns
t _{LZWE}	WE HIGH to Low Z ^[31, 32]	10.0	_	10.0	-	ns

- 30. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use the output loading shown in Figure 6 on page 9, unless specified otherwise.
- 31. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZCE}, t_{HZDE} and t_{HZWE} is less than t_{LZWE} for any device.

 32. Tested initially and after any design or process changes that may affect these parameters.

 33. t_{HZCE}, t_{HZDE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

- 34. These parameters are guaranteed by design and are not tested.
- 35. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that
- 36. The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, OE LOW) should be equal to the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 8. Read Cycle No. 1 of CY62167G (Address Transition Controlled) $^{[37,\ 38]}$





Figure 9. Read Cycle No. 1 of CY62167GE (Address Transition Controlled) $^{[37,\ 38]}$



Notes

^{37.} The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} , or both = V_{IL} . 38. \overline{WE} is HIGH for read cycle.



Switching Waveforms (continued)

Figure 10. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) [39, 40, 41, 43]





Figure 11. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [40, 42, 43, 33]



Notes

- 39. WE is HIGH for read cycle.
- 40. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.
- 41. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.
- 42. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 43. Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.
- 44. During this period, the I/Os are in the output state. Do not apply input signals.
- 45. The minimum write cycle pulse width should be equal to the sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)

twc **ADDRESS** tsce СE WE BHE/ t_{HZOE} DATA_N VALID

Figure 12. Write Cycle No. 2 (CE Controlled) [46, 47, 48]

Notes

^{46.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE}_1 is HIGH or \overline{CE}_1 is

^{48.} Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{49.} During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 13. Write Cycle No. 4 ($\overline{BHE/BLE}$ Controlled, \overline{OE} LOW) $^{[50,\ 51,\ 52]}$





Figure 14. Write Cycle No. 5 (WE Controlled) [50, 51, 52]



Notes

- 50. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
- 51. The internal write time of the memory is defined by the overlap of WE = V_{II}, CE₁ = V_{IL}, BHE or BLE or both = V_{II}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that
- 52. Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 53. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table - CY62167G/CY62167GE

BYTE [54]	CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power	Configuration
X ^[55]	Н	X ^[55]	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})	2M × 8/1M × 16
Х	X ^[55]	L	Х	Х	Х	Χ	High-Z	Deselect/Power-down	Standby (I _{SB})	2M × 8/1M × 16
Х	X ^[55]	X ^[55]	Χ	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I _{SB})	1M × 16
Н	L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})	1M × 16
Н	L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})	1M × 16
Н	L	Н	Н	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})	1M × 16
Н	L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})	1M × 16
Н	L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})	1M × 16
Н	L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})	1M × 16
Н	L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})	1M × 16
Н	L	Η	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})	1M × 16
Н	L	Н	L	Х	L	Н	High-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})	1M × 16
L	L	Н	Н	L	Х	Х	Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})	2M × 8
L	L	Н	Н	Н	Х	Х	High-Z	Output disabled	Active (I _{CC})	2M × 8
L	L	Н	L	Х	Х	Х	Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})	2M × 8

ERR Output - CY62167GE

Output ^[56]	Mode	
0 Read operation, no single-bit error in the stored data.		
1 Read operation, single-bit error detected and corrected.		
High-Z Device deselected / outputs disabled / Write operation		

^{54.} This pin is available only in the 48-pin TSOP I package. Tie the BYTE to V_{CC} to configure the device in the 1M × 16 option. The 48-pin TSOP I package can also be used as a 2M \times 8 SRAM by tying the BYTE signal to V_{SS} .

^{55.} The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted. 56. ERR is an Output pin. If not used, this pin should be left floating.



Ordering Information


Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
45	45 2.2 V–3.6 V	CY62167GE30-45BV1XI	51-85150	48-ball VFBGA	Sing Chip Enable	Yes	Industrial
		CY62167GE30-45BV1XIT					
		CY62167GE30-45BVXI			Dual Chip Enable	Yes	
		CY62167GE30-45BVXIT					
		CY62167G30-45BVXI				No	
		CY62167G30-45BVXIT					
		CY62167GE30-45ZXI	51-85183	48-pin TSOP I	Dual Chip Enable	Yes	
		CY62167GE30-45ZXIT					
		CY62167G30-45ZXI				No	
		CY62167G30-45ZXIT					
	4.5 V–5.5 V	CY62167G-45BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	No	
	CY62	CY62167G-45BVXIT	1				
		CY62167G-45ZXI	51-85183	48-pin TSOP I	Dual Chip Enable	No	
		CY62167G-45ZXIT					
		CY62167GE-45ZXI				Yes	
		CY62167GE-45ZXIT					
55	1.65 V-2.2 V	CY62167GE18-55BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	Yes	
		CY62167GE18-55BVXIT					
		CY62167G18-55BVXI				No	
		CY62167G18-55BVXIT					
		CY62167G18-55ZXI	51-85183	48-pin TSOP I		No	
		CY62167G18-55ZXIT					

Document Number: 001-81537 Rev. *Q Page 17 of 23

Page 18 of 23




Ordering Code Definitions





Package Diagrams

Figure 15. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



SYMBOL		DIMENSIONS	
	MIN.	NOM.	MAX.
Α	1.00		
A1	0.16	-	
A2	-		0.81
D	8.00 BSC		
E	6.00 BSC		
D1	5.25 BSC		
E1	3.75 BSC		
MD	8		
ME	6		
n	48		
Ø b	0.25 0.30 0.35		0.35
eE	0.75 BSC		
eD	0,75 BSC		
SD	0.375 BSC		
SE	0.375 BSC		

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
"SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, $"SD" = eD/2 \; AND \; "SE" = eE/2.$

8. *** INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 *I



Package Diagrams (continued)

Figure 16. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS			
STIMBOL	MIN.	NOM.	MAX.	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
С	0.10	_	0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
E	12.00 BASIC			
е	0.50 BASIC		IC	
L	0.50	0.60	0.70	
θ	0°	_	8	
R	0.08	_	0.20	
N 48				

NOTES	
-------	--

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK. TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE

MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

8 LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary metal oxide semiconductor		
I/O	Input/output		
OE	Output Enable		
SRAM	Static random access memory		
TSOP	Thin small outline package		
VFBGA	Very fine-pitch ball grid array		
WE	Write Enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		

Document Number: 001-81537 Rev. *Q Page 21 of 23



Document History Page

Documen Error-Cor Documen	Document Title: CY62167G/CY62167GE MoBL, 16-Mbit (1M words × 16-bit/2M words × 8-bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537			
Rev.	ECN No.	Submission Date	Description of Change	
*M	4791835	06/15/2015	Changed status from Preliminary to Final.	
*N	5027105	11/25/2015	Updated DC Electrical Characteristics: Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V" and Test Condition " V_{CC} = Min, I_{OH} = -1.0 mA".	
*0	5439177	09/16/2016	Updated DC Electrical Characteristics: Changed minimum value of V _{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Note 11 (Replaced 2 ns with 20 ns). Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template.	
*P	5751153	05/26/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.	
*Q	6607623	09/23/2019	Updated Product Portfolio: Added Notes 3 and 4; and referred the same notes in CY62167G(E)30. Updated DC Electrical Characteristics: Added Notes 15 and 16; and referred the same notes in "2.2 V to 2.7 V", "2.7 V to 3.6 V" in "Description" column corresponding to V_{OH} , V_{OL} , V_{IH} , V_{IL} parameters. Added Notes 18 and 19; and referred the same notes in " V_{CC} = 2.2 V to 3.6 V" in "Description" column corresponding to I_{SB1} , I_{SB2} parameters. Updated Data Retention Characteristics: Added Notes 25 and 26; and referred the same notes in "2.2 V < $V_{CC} \le 3.6$ V" in "Conditions" column corresponding to I_{CCDR} parameter. Updated Package Diagrams: spec 51-85150 — Changed revision from *H to *I. Updated to new template. Completing Sunset Review.	

Document Number: 001-81537 Rev. *Q Page 22 of 23



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-81537 Rev. *Q Revised September 23, 2019 Page 23 of 23