


- USB 2.0 with Link Power Management (LPM) for low power standby application.
- SDIO out of band low power application.
- Integrated One Time Programmable (OTP) memory to save configuration settings.
- Single stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n RX space-time block coding (STBC) and low-density parity check (LDPC) options for improved range and power efficiency.

#### Package options:

■ 7 mm × 7 mm, 56-pin QFN package.

Figure 1.CYW43143 High-Level Block Diagram



## **IoT Resources**

Cypress provides a wealth of data at <a href="http://www.cypress.com/internet-things-iot">http://www.cypress.com/internet-things-iot</a> to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (<a href="http://community.cypress.com/">http://community.cypress.com/</a>).

Document Number: 002-15045 Rev. \*F Page 2 of 44



## **Contents**

1. Introduction	4
2. Power Management and Resets	6
2.1 Power Management	6
2.2 Power Topology	6
2.3 Reset and Low-Power Off Mode	6
3. WLAN Global Functions	7
3.1 GPIO Interface	7
3.2 OTP	7
3.3 JTAG Interface	7
3.4 Crystal Oscillator	
4. WLAN USB 2.0 Host Interface	8
4.1 Link Power Management (LPM) Support	
4.2 I <sup>2</sup> S Interface	
5. SDIO Interface	10
6. Wireless LAN MAC and PHY	
6.1 IEEE 802.11n MAC Description	11
6.2 IEEE 802.11n PHY Description	
6.3 Single-Band Radio Transceiver	
7. Pin Assignments	14
7.1 56-Pin QFN Assignments	14
8. Signal and Pin Descriptions	
8.1 Package Signal Descriptions	
8.2 Strapping Options	
9. Electrical Characteristics	
9.1 Absolute Maximum Ratings	22


9.2 Recommended Operating Conditions and	
DC Characteristics	22
9.3 WLAN Current Consumption	23
10. Regulator Electrical Specifications	25
10.1 Core Buck Switching Regulator	25
10.2 CLDO	25
10.3 LNLDO	26
11. WLAN Specifications	28
11.1 2.4 GHz Band General RF Specifications	28
11.2 2.4 GHz Band Receiver RF Specifications	28
11.3 2.4 GHz Band Transmitter RF Specifications	29
11.4 2.4 GHz Band Local Oscillator Specifications	30
12. Antenna Specifications	
12.1 Voltage Standing Wave Ratio	31
13. Timing Characteristics	
13.1 Power Sequence Timing	32
13.2 Serial Flash Timing	
13.3 I <sup>2</sup> S Slave Mode Tx Timing	
13.4 SDIO Default Mode Timing	35
13.5 SDIO High Speed Mode Timing	
13.6 USB Parameters	
14. Thermal Information	39
14.1 Junction Temperature Estimation and	
PSI <sub>JT</sub> Versus Theta <sub>JC</sub>	39
15. Package Information	40
16. Ordering Information	
Document History	42



### 1. Introduction

The Cypress CYW43143 single-chip device provides the highest level of integration for wireless systems with integrated IEEE 802.11b/g/n (MAC/PHY/radio). It provides a small form-factor solution with minimal external components to drive down the cost for mass volumes and allows for wireless media client flexibility in size, form, and function.

Figure 1. CYW43143 System Diagram Showing Two Antennas and a Single Stream




Employing a native 32-bit bus with a Direct Memory Access (DMA) architecture, the CYW43143 offers significant performance improvements in both transfer rates and CPU utilization. Flexible support for a variety of system bus interfaces is provided, including USB and SDIO devices.



Figure 2 shows a block diagram of the device.

Figure 2. CYW43143 Functional Block Diagram



Page 6 of 44



## 2. Power Management and Resets

## 2.1 Power Management

The CYW43143 includes an internal Power Management Unit (PMU). The PMU takes care of powering up the chip, and also enables and disables clocks based on clock requests sent from CYW43143 internal blocks.

### 2.2 Power Topology

The CYW43143 contains a high-efficiency power topology to convert input supply voltages to the supply voltages required by the device's internal blocks. A CBUCK switching regulator is used to convert the input supply to 1.35V. Internal LDOs perform a low-noise conversion from 1.35V to 1.2V. As shown in Figure 3 on page 6, the CYW43143 supports two power supply configurations:

- A 3.3V power supply, connected to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3.
- A 5V power supply connected to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3 connected to 3.3V. The latter can be obtained through a DC-DC conversion as shown in Figure 3 on page 6.

The default VDDIO supply of the BCM43143 is 3.3V. In SDIO mode, the BCM43143 supports an SDIO interface specific voltage range of 1.8V to 3.3V. Refer to pin 46 description in Table 4 on page 18. All VDDIO pins other than pin 46 remain at 3.3V as described in Table 4 on page 18.




Figure 3. Power Topology with the VDD33 (3.3V) Main Supply

#### 2.3 Reset and Low-Power Off Mode

Full-chip reset is achieved by switching off the 3.3V VDDIO voltage to pins 1, 25, 37, and 53. This puts the chip in reset and low-power off mode; in this mode the internal CBUCK switcher is shut down, bringing the total typical current consumption down to less than 100  $\mu$ A. The device must be kept in reset/low-power off mode for at least 25 ms.



## 3. WLAN Global Functions

#### 3.1 GPIO Interface

There are 19 General-Purpose I/O (GPIO) pins provided on the CYW43143. GPIOs 0–18 are multiplexed with the JTAG, SDIO, 1<sup>2</sup>S, SFlash, and Serial Enhanced Coexistence Interface (SECI) functions. These pins can be used to interface to various external devices. Upon power-up and reset, these pins become tristated. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. A programmable internal pull-up/pull-down resistor is included on each GPIO. If a GPIO output enable is not asserted, and the corresponding GPIO signal is not being driven externally, the GPIO state is determined by its programmable resistor.

## 3.2 OTP

The CYW43143 has 2 Kbits of on-chip One-Time Programmable (OTP) memory that can be used for non-volatile storage of WLAN information such as a MAC address and other hardware-specific board and interface configuration parameters.

#### 3.3 JTAG Interface

The CYW43143 supports the IEEE 1149.1 JTAG boundary-scan standard for testing a packaged device on a manufactured board. The JTAG interface is enabled by driving the JTAG\_SEL pin high.

#### 3.4 Crystal Oscillator


Table 2 lists the requirements for the crystal oscillator.

**Table 2. Crystal Oscillator Requirements** 

Parameter	Value
Frequency	20 MHz
Mode	AT cut, fundamental
Load capacitance	16 pF
ESR	50Ω maximum
Frequency stability	±10 ppm at 25°C
	±10 ppm at 0°C to +85°C
Aging	±3 ppm/year maximum the first year, ±1 ppm thereafter
Drive level	300 μW maximum
Q-factor	40,000 minimum
Shunt capacitance	< 5 pF

Figure 4 shows the recommended oscillator configuration.

Figure 4. Recommended Oscillator Configuration



**Note:** The component values referenced in Figure 4 are only recommended values and the correct values will have to be characterized on a per board basis. Please see the reference board schematic for the correct characterized values.

Document Number: 002-15045 Rev. \*F Page 7 of 44



#### 4. WLAN USB 2.0 Host Interface

The CYW43143 USB interface can be set to operate as a USB 2.0 port. Features include the following:

- A USB 2.0 protocol engine that supports the following:
  - □ A Parallel Interface Engine (PIE) between packet buffers and USB transceiver
  - □ Up to nine endpoints, including Configurable Control Endpoint 0
- Separate endpoint packet buffers with a 512-byte FIFO buffer each
- Host-to-device communication for bulk, control, and interrupt transfers
- Configuration and status registers

Figure 5 shows the blocks in the device core.




Figure 5. WLAN USB 2.0 Host Interface Block Diagram

The USB 2.0 PHY handles the USB protocol and the serial signaling interface between the host and device. It is primarily responsible for data transmission and recovery. On the transmit side, data is encoded, along with a clock, using the NRZI scheme with bit stuffing to ensure that the receiver detects a transition in the data stream. A SYNC field that precedes each packet enables the receiver to synchronize the data and clock recovery circuits. On the receive side, the serial data is deserialized, unstuffed, and checked for errors. The recovered data and clock are then shifted to the clock domain that is compatible with the internal bus logic.

The endpoint management unit contains the PIE control logic and the endpoint logic. The PIE interfaces between the packet buffers and the USB transceiver. It handles packet identification (PID), USB packets, and transactions.

The endpoint logic contains nine uniquely addressable endpoints. These endpoints are the source or sink of communication flow between the host and the device. Endpoint zero is used as a default control port for both the input and output directions. The USB system software uses this default control method to initialize and configure the device information and allows USB status and control access. Endpoint zero is always accessible after a device is attached, powered, and reset.

Endpoints are supported by 512-byte FIFO buffers, one for each IN endpoint and one shared by all OUT endpoints. Both TX and RX data transfers support a DMA burst of 4, which guarantees low latency and maximum throughput performance. The RX FIFO can never overflow by design. The maximum USB packet size cannot be more than 512 bytes.

#### 4.1 Link Power Management (LPM) Support

The USB 2.0 host interface supports a power management feature called Link Power Management (LPM) which is similar to the existing suspend/resume, but has transitional latencies of tens of microseconds between power states (instead of three to greater

Document Number: 002-15045 Rev. \*F Page 8 of 44



than 20 millisecond latencies of the USB 2.0 suspend/resume). LPM simply adds a new feature and bus state that co-exists with the USB 2.0 defined suspend/resume.

### 4.2 I<sup>2</sup>S Interface

The I<sup>2</sup>S interface for audio supports slave mode transmit 2.1 or 5.1 channel operation. The I<sup>2</sup>S signals are:

■ I<sup>2</sup>S bit clock: I2S\_BITCLK
 ■ I<sup>2</sup>S Word Select: I2S\_WS
 ■ I<sup>2</sup>S Data Out: I2S SDOUT

I2S\_BITCLK and I2S\_WS are inputs, while I2S\_SDOUT is an output. Channel word lengths of 16 bits, 20 bits, 24 bits, and 32 bits are supported, and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I<sup>2</sup>S bus, per the I<sup>2</sup>S specification. The MSB of each data word is transmitted one bit clock cycle after the I2S\_WS transition, synchronous with the falling edge of bit clock. Left-channel data is transmitted when I2S\_WS is low, and right-channel data is transmitted when I2S\_WS is high. An embedded 128 x 32 bits single port SRAM for data processing enhances the performance of the interface.

The bit depth of  $I^2S$  is 16, 20, 24, and 32.

Variable sampling rates are also supported:

- 8k, 12k, 16k, 24k, 32k, 48k, 96k with a 12.288 MHz master clock used by the external master receiver and/or controller
- 22.05k, 44.1k, 88.2k with a 11.2896 MHz master clock used by the external master receiver and/or controller
- 96k with a 24.567 MHz master clock used by the external master receiver and/or controller

The BCM43143 needs an external clock source input on the slave clock pin for the I<sup>2</sup>S interface. The slave clock frequency is dependent upon the audio sample rate and the external I<sup>2</sup>S codec.

Document Number: 002-15045 Rev. \*F Page 9 of 44



### 5. SDIO Interface

The SDIO interface is enabled by a strapping option (see Table 5 on page 21 for details). The CYW43143 supports all of the SDIO version 2.0 modes:

- 1-bit SDIO-SPI mode (25 Mbps)
- 1-bit SDIO-SD mode (25 Mbps)
- 4-bit SDIO-SD default speed mode (100 Mbps)
- 4-bit SDIO-SD high speed mode (200 Mbps).

The SDIO interface supports the full clock range from 0 to 50 MHz. The chip has the ability to stop the SDIO clock between transactions to reduce power consumption. As an option, the GPIO\_4 or the GPIO\_16 pin can be mapped to provide an SDIO Interrupt signal. This out-of-band interrupt is hardware generated and is always valid (unlike the SDIO in-band interrupt, which is signalled only when data is not driven on SDIO lines). The ability to force control of the gated clocks from within the WLAN chip is also provided. Three functions are supported:

- Function 0 standard SDIO function. Maximum BlockSize/ByteCount = 32 bytes.
- Function 1 backplane function to access the internal System-on-a-Chip (SoC) address space. Maximum BlockSize/ ByteCount = 64 bytes.
- Function 2 WLAN function for efficient WLAN packet transfer through DMA. Maximum BlockSize/ByteCount = 512 bytes.

Document Number: 002-15045 Rev. \*F Page 10 of 44



### 6. Wireless LAN MAC and PHY

#### 6.1 IEEE 802.11n MAC Description

The IEEE 802.11n MAC features include:

- Enhanced MAC for supporting 802.11n features
- Programmable Access Point (AP) or Station (STA) functionality
- Programmable mode selection as Independent Basic Service Set (IBSS) or infrastructure
- Aggregated MAC Protocol Data Unit (MPDU) support for High Throughput (HT)
- Passive scanning
- Network Allocation Vector (NAV), Interframe Space (IFS), and Timing Synchronization Function (TSF) functionality
- RTS/CTS procedure support
- Transmission of response frames (ACK/CTS)
- Address filtering of receive frames as specified by IBSS rules
- Multirate support
- Programmable Target Beacon Transmission Time (TBTT), beacon transmission/cancellation, and Announcement Traffic Indication Message (ATIM) window
- Coordination Function (CF) conformance: Setting a NAV for neighborhood Point Coordination Function (PCF) operation
- Security through a variety of encryption schemes including WEP, TKIP, AES, WPA, WAP2, and IEEE 802.1X
- Power management
- Statistics counters for MIB support

The MAC core supports the transmission and reception of packet sequences, together with related timing, without any packet-by-packet driver interaction. Time-critical tasks requiring response times of only a few milliseconds are handled in the MAC core. This achieves the required medium timing while minimizing driver complexity. Also, the MAC driver processes incoming packets that have been buffered in the MAC core in bursts, enabling high bandwidth performance.

The MAC driver interacts with the MAC core to prepare transmit packet queues and to analyze and forward received packets to upper software layers. The internal blocks of the MAC core are connected to a Programmable State Machine (PSM) through the host interface that connects to the internal bus (see Figure 6 on page 11).




Figure 6. Enhanced MAC Block Diagram

The host interface consists of registers for controlling and monitoring the status of the MAC core and interfacing with the TX/RX FIFOs. For transmission, 32 KB of FIFO buffering is available that can be dynamically allocated to six transmit queues plus template space for beacons, ACKs, and probe responses. Whenever the host has a frame to transmit, the host queues the frame into one of the transmit FIFOs with a TX descriptor containing TX control information. The PSM schedules the transmission on the medium depending

Document Number: 002-15045 Rev. \*F Page 11 of 44



on the frame type, transmission rules in the IEEE 802.11™ protocol, and the current medium occupancy scenario. After the transmission completes, a TX status is returned to the host, informing the host of the transmission.

The MAC contains a 10 KB RX FIFO. Received frames are sent to the host along with RX descriptors that contain additional frame reception information.

The power management block maintains power management state information of the core (and of the associated STAs in the case of an AP) to help with dynamic frame transmission decisions by the core.

The wireless security engine performs the required encryption/decryption on the TX/RX frames. This block supports separate transmit and receive keys with four shared keys and 50 link-specific keys. The link-specific keys are used to establish a secure link between any two network nodes. The wireless security engine supports the following encryption schemes that can be selected on a perdestination basis:

- None: The wireless security engine acts as a pass-through
- WEP: 40-bit secure key and 24-bit IV as defined in IEEE Std. 802.11-2007
- WEP128: 104-bit secure key and 24-bit IV
- TKIP: IEEE Std. 802.11-2007AES: IEEE Std. 802.11-2007

The transmit engine is responsible for the byte flow from the TX FIFO to the PHY interface through the encryption engine and the addition of a CRC-32 Frame Check Sequence (FCS) as required by IEEE 802.11-2007. Similarly, the receive engine is responsible for byte flow from the PHY interface to the RX FIFO through the decryption engine and for detection of errors in the RX frame.

The timing block performs the TSF, NAV, and IFS functionality as described in IEEE Std. 802.11-2007.

The Programmable State Machine (PSM) coordinates the operation of different hardware blocks required for both transmission and reception. The PSM also maintains the statistics counters required for MIB support.

#### 6.2 IEEE 802.11n PHY Description

The PHY supports:

- Programmable data rates from MCS 0-7 in 20 MHz and 40 MHz channels, as specified in 802.11n.
- Short Guard Interval (SGI) and optional reception of two space-time block encoded streams.
- All scrambling, encoding, forward error correction, and modulation in the transmit direction, and inverse operations in the receive direction.
- Advanced digital signal processing technology for best-in-class receive sensitivity.
- Both mixed-mode and optional greenfield preamble of 802.11n.
- Both long and optional short IEEE 802.11b preambles.
- Closed-Loop transmit power control.
- Per-packet receive antenna diversity.
- Automatic Gain Control (AGC).
- Available per-packet channel quality and signal strength measurements.

The CYW43143 PHY provides baseband processing at all mandatory 802.11n data rates up to 150 Mbps, and the legacy rates specified in IEEE 802.11b/g, including 1, 2, 5.5, 6, 9, 11, 12, 18, 24, 36, 48, and 54 Mbps. This core acts as an intermediary between the MAC and the 2.4 GHz radio, converting back and forth between packets and baseband waveforms.

Document Number: 002-15045 Rev. \*F Page 12 of 44




Figure 7. PHY Block Diagram

#### 6.3 Single-Band Radio Transceiver

The CYW43143 has a 2.4 GHz radio transceiver that ensures low power consumption and robust communication in 20 MHz and 40 MHz channel bandwidths as specified in IEEE 802.11n.

#### 6.3.1 Receiver Path

The CYW43143 has a wide dynamic range, direct conversion receiver. It employs high-order, on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The excellent noise figure of the receiver makes an external LNA unnecessary.

#### 6.3.2 Transmitter Path

Baseband data is modulated and upconverted to the 2.4 GHz ISM band. Linear on-chip power amplifiers are included, which are capable of delivering a nominal output power exceeding +15 dBm while meeting the IEEE 802.11n specification. The TX gain has 128 steps of 0.25 dB per step.

### 6.3.3 Calibration

The CYW43143 features dynamic on-chip calibration, eliminating process variation across components. This enables the device to be used in high-volume applications because calibration routines are not required during manufacturing. These calibration routines are performed periodically in the course of normal radio operation.




## 7. Pin Assignments

### 7.1 56-Pin QFN Assignments

The 56-pin QFN package pin assignments are shown in Figure 8.

Figure 8. CYW43143 56-Pin QFN Package



#### 7.1.1 56-Pin QFN Signals

## Pin Assignments by Pin Number

Table 3. Pin Assignments by Pin Number

Pin	Signal Name
1	VDDIO
2	UART_RX
3	UART_TX
4	WRF_PAD_VDD3P3
5	GND
6	WRF_PA_VDD3P3



Pin	Signal Name			
7	WRF_OUT_IN1			
8	GND			
9	WRF_RFIN2			
10	VRF_GPIOOUT			
11	LNLDO_VDD1P5			
12	LNLDO_VDD1P5			
13	LNLDO_VDD1P5			
14	LNLDO_VDD1P5			
15	LNLDO_VOUT1P2			
16	WRF_SYN_VDD1P2			
17	XTAL_VDD1P2			
18	XTAL_OP_IN			
19	XTAL_ON_OUT			
20	JTAG_SEL			
21	VDDC			
22	GPIO0			
23	GPIO1			
24	GPIO2			
25	/DDIO			
26	GPIO3			
27	GPIO4			
28	GPIO5			
29	SR_VLX			
30	SR_VDDBAT5V			
31	VOUT_CLDO			
32	LDO_VDD1P5			
33	VDDC			
34	SFLASH_SI GSIO_SDI			
35	SFLASH_CLK GSIO_SCLK			
36	SFLASH_SO GSIO_SDO			
37	VDDIO			
38	USB_DP			
39	USB_DM			
40	USB_AVDD3P3			
41	USB_MONPLL			
42	USB_RREF			
43	VDDC			
44	SDIO_DATA3			
45	SDIO_DATA2			
46	VDDIO			
47	SDIO_CMD			



Pin	Signal Name
48	SDIO_CLK
49	SDIO_DATA1
50	SDIO_DATA0
51	SFLASH_CSN
52	GSIO_CSN
53	VDDIO
54	GPIO17
55	GPIO18
56	VDDC



# Pin Assignments by Pin Name

Table 4. Pin Assignments by Signal Name

Signal Name	Pin
GPIO0	22
GPIO1	23
GPIO2	24
GPIO3	26
GPIO4	27
GPIO5	28
GPIO17	54
GPIO18	55
GSIO_CSN	52
JTAG_SEL	20
LDO_VDD1P5	32
LNLDO_VDD1P5	11
LNLDO_VDD1P5	12
LNLDO_VDD1P5	13
LNLDO_VDD1P5	14
LNLDO_VOUT1P2	15
GND	5
GND	8
SDIO_CLK	48
SDIO_CMD	47
SDIO_DATA0	50
SDIO_DATA1	49
SDIO_DATA2	45
SDIO_DATA3	44
SFLASH_CLK GSIO_SCLK	35
SFLASH_CSN	51
SFLASH_SI GSIO_SDI	34
SFLASH_SO GSIO_SDO	36
SR_VDDBAT5V	30
SR_VLX	29
UART_RX	2
UART_TX	3
USB_AVDD3P3	40
USB_DM	39
USB_DP	38
USB_MONPLL	41
USB_RREF	42
VDDC	21
VDDC	33

Signal Name	Pin
VDDC	43
VDDC	56
VDDIO	1
VDDIO	25
VDDIO	37
VDDIO	46
VDDIO	53
VOUT_CLDO	31
WRF_GPIOOUT	10
WRF_OUT_IN1	7
WRF_PA_VDD3P3	6
WRF_PAD_VDD3P3	4
WRF_RFIN2	9
WRF_SYN_VDD1P2	16
XTAL_ON_OUT	19
XTAL_OP_IN	18
XTAL_VDD1P2	17



## 8. Signal and Pin Descriptions

## 8.1 Package Signal Descriptions

The signal name, type, and description of each pin in the CYW43143 56-pin QFN package is listed in Table 4. The symbols shown in the Type column indicate pin directions (I/O = bidirectional, I = input, O = output, and OD = open drain output) and the internal pull-up/pull-down characteristics (PU = weak internal pull-up resistor and PD = weak internal pull-down resistor), if any. Resistor strapping options are defined in Table 5 on page 21.

Table 4. CYW43143 Signal Descriptions

Pin	Signal	Type	Description	
	SDIO Bus Interface			
48	SDIO_CLK	I/O	SDIO clock When not used as SDIO this is a general purpose GPIO pin (GPIO12) or an I <sup>2</sup> S Audio Interface signal (I2S_WS)	
47	SDIO_CMD	I/O	SDIO bus command line When not used as SDIO this is a general purpose GPIO pin (GPIO11) or an I <sup>2</sup> S Audio Interface signal (I2S_BITCLK)	
50	SDIO_DATA0	I/O	SDIO data line 0 When not used as SDIO this is a general purpose GPIO pin (GPIO14)	
49	SDIO_DATA1	I/O	SDIO data line 1 When not used as SDIO this is a general purpose GPIO pin (GPIO13) or an I <sup>2</sup> S Audio Interface signal (I2S_SDOUT)	
45	SDIO_DATA2	I/O	SDIO data line 2 When not used as SDIO this is a general purpose GPIO pin (GPIO10)	
44	SDIO_DATA3	I/O	SDIO data line 3 When not used as SDIO this is a general purpose GPIO pin (GPIO9)	
			USB Interface	
39	USB_DM	I/O	USB data negative	
38	USB_DP	I/O	USB data positive	
41	USB_MONPLL	_	USB reserved pin for Diagnostic purposes only	
42	USB_RREF	_	USB bandgap reference resistor/capacitor, tie this pin in parallel through a 100 pF capacitor and a 4 k $\Omega$ resistor to ground	
		٧	VLAN RF Signal Interface	
7	WRF_OUT_IN1	I/O	2.4 GHz RF output, 2.4 GHz RF input 1	
9	WRF_RFIN2	I	2.4 GHz RF input 2	
10	WRF_GPIOOUT	0	WLAN reference output. Connect to ground through a 15 k $\Omega$ , 1% resistor.	
			I <sup>2</sup> S Audio Interface	
47	I2S_BITCLK	I/O	I <sup>2</sup> S serial bit clock, only available when no SDIO I/F	
48	I2S_WS	I/O	I <sup>2</sup> S word select, only available when no SDIO I/F	
49	I2S_SDOUT	I/O	I <sup>2</sup> S serial data out, only available when no SDIO I/F	
		Serial Flas	sh Interface and SPI/BSC Interface	
51	SFLASH_CSN	I/O	Serial flash chip select. When not used as SFLASH, this is a general purpose GPIO pin (GPIO15)	
34	SFLASH_SI GSIO_SDI	I/O	This pin is muxed with:	
			Serial flash data in	
			SPI/BSC data in     When not used as SFLASH or GSIO this is a general purpose GPIO pin (GPIO6)	



Table 4. CYW43143 Signal Descriptions (Cont.)

Pin	Signal	Туре	Description
36	SFLASH_SO GSIO_SDO	I/O	This pin is muxed with:
	6. 2. (6. 1_66 66.6_62 6		Serial flash data out
			SPI/BSC data out
			When not used as SFLASH or GSIO this is a general purpose GPIO pin
			(GPIO8)
35	SFLASH_CLK GSIO_SCLK	I/O	This pin is muxed with:
			Serial flash clock
			SPI/BSC clock     SPI/BSC clock
			When not used as SFLASH or GSIO this is a general purpose GPIO pin (GPIO7)
52	GSIO_CSN	I/O	SPI/BSC chip select.
			When not used as GSIO this is a general purpose GPIO pin (GPIO16).
		T	GPIO Pins
22	GPIO0 TDI	I/O	This pin is muxed with:
	BTCX RF ACTIVE		GPIO0, a general purpose I/O pin
	SECI_IN0		JTAG test data in
			Legacy BT coexistence RF Active
			SECI in0
23	GPIO1 TDO	I/O	This pin is muxed with:
	BTCX_TX_CONF		GPIO1, a general purpose I/O pin
	SECI_OUT		JTAG test data out
			Legacy BT coexistence TX Conf
			SECI out
24	GPIO2 TCK	I/O	This pin is muxed with:
	BTCX_STATUS		GPIO2, a general purpose I/O pin
	SECI_AUX0		JTAG test clock
			Legacy BT coexistence Status
			SECI aux0
26	GPIO3	I/O	This pin is muxed with:
	TRST-L BTCX PRISEL		GPIO3, a general purpose I/O pin
	SECI_IN1		JTAG test reset low
			Legacy BT coexistence Priority Select
			SECI in1
27	GPIO4	I/O	This pin is muxed with:
	TMS BTCX_FREQ		GPIO4, a general purpose I/O pin
	2.0/		JTAG test mode select
			Legacy BT coexistence FREQ
28	GPIO5	I/O (PU)	This pin is muxed with:
	EXTPOR_L		GPIO5, a general purpose I/O pin
			External power-on reset low, when JTAG_SEL high
54	GPIO17	I/O (PD)	General purpose I/O pin
55	GPIO18	I/O (PD)	General purpose I/O pin



Table 4. CYW43143 Signal Descriptions (Cont.)

Pin	Signal	Type	Description	
	UART Interface			
2	UART_RX	I/O (PD)	UART receive data (SW debug)	
3	UART_TX	I/O (PU)	UART transmit data (SW debug)	
			Crystal Oscillator	
19	XTAL_ON_OUT	0	XTAL oscillator output. Connect a 20 MHz, 10 ppm crystal between the XTAL_ON_OUT and XTAL_OP_IN pins	
18	XTAL_OP_IN	I	XTAL oscillator input	
			Test Pins	
20	JTAG_SEL	I (PD)	JTAG select	
			Strap Pins	
2	UART_RX	I/O (PD)	Strap RemapToROM[1]	
3	UART_TX	I/O (PU)	Strap RemapToROM[0]	
34	SFLASH_SI	I/O (PD)	Strap SDIOHighDrive	
54	GPIO17	I/O (PD)	Strap SDIOEnabled	
55	GPIO18	I/O (PD)	Strap SDIOIso	
		Inte	egrated Voltage Regulators	
11, 12, 13, 14	LNLDO_VDD1P5	PWR	LNLDO 1.5V input	
15	LNLDO_VOUT1P2	PWR	LNLDO 1.2V output	
30	SR_VDDBAT5V	PWR	VBAT power input	
29	SR_VLX	PWR	CBUCK switching regulator output	
31	VOUT_CLDO	PWR	Output of core LDO	
32	LDO_VDD1P5	PWR	Input of core LDO	
			WLAN Power Supplies	
40	USB_AVDD3P3	PWR	USB 3.3V input	
16	WRF_SYN_VDD1P2	PWR	RF synthesizer VDD 1.2V input	
6	WRF_PA_VDD3P3	PWR	WLAN PA 3.3V supply	
4	WRF_PAD_VDD3P3	PWR	WLAN PA driver 3.3V supply	
17	XTAL_VDD1P2	PWR	XTAL oscillator 1.2V supply	
	Miscellaneous Power Supplies and Ground			
21, 33, 43, 56	VDDC	PWR	Core supply for WLAN	
1, 25, 37, 53	VDDIO	PWR	I/O supply for pads (3.3V)	
46	VDDIO	PWR	I/O supply for SDIO pads (1.8V to 3.3V). Can only be 3.3V when USB is used.	
Н	GND_SLUG	GND	Ground	
5, 8	GND	GND	Ground	

## 8.2 Strapping Options

The pins listed in Table 5 are sampled at Power-On Reset (POR) to determine the various operating modes. Sampling occurs within a few milliseconds following internal POR or deassertion of external POR. After POR, each pin assumes the function specified in the signal descriptions table. Each pin has an internal pull-up (PU) or pull-down (PD) resistor that determines the default mode. To change the mode, connect an external PU resistor to VDDIO or a PD resistor to GND (use 10 k $\Omega$  or less)<sup>1</sup>.

Document Number: 002-15045 Rev. \*F Page 20 of 44

<sup>1.</sup> CYW43143 reference board schematics can be obtained through your CypressCypress representative.



## **Table 5. Strapping Options**

Signal Name	Mode	Default	Description
[UART_RX, UART_TX]	RemapToROM[1:0]	[PD,PU]	00 = Boot from SRAM, ARMCM3 in reset, no SFLASH connected 01 = Boot from ROM, no SFLASH connected (default) 10 = Boot from SFLASH 11 = Invalid
GPIO17	SDIOEnabled	PD	0 = USB Enabled, SDIO pins can be GPIO or I <sup>2</sup> S (default) 1 = SDIO Enabled
GPIO18	SDIOIso	PD	0 = SDIO pads are not in Isolation mode (default) 1 = Keep SDIO pads in Isolation mode
SFLASH_SI	SDIOHighDrive	PD	0 = SDIO pins drive strength set by SDIOd core or PMU Chip Control (= default) 1 = SDIO pins drive strength set by SDIOd core to either 12 mA or 16 mA

Document Number: 002-15045 Rev. \*F Page 21 of 44



## 9. Electrical Characteristics

**Note:** Values in this data sheet are design goals and are subject to change based on the results of device characterization.

### 9.1 Absolute Maximum Ratings

**Caution!** These specifications indicate levels where permanent damage to the device can occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect the long-term reliability of the device.

**Table 6. Absolute Maximum Ratings** 

Rating	Symbol	Minimum	Maximum	Unit
DC supply for CBUCK switching regulator	SR_VDDBAT5V	-0.5	5.5	V
DC supply voltage for the WL PA/PA driver	WRF_PA_VDD3P3, WRF_PAD_VDD3P3	-0.5	3.8	V
DC supply voltage for I/O	VDDIO	-0.5	3.8	V
DC supply voltage for the CYW43143 core	VDDC	-0.5	1.32	V
DC supply voltage for CYW43143 RF blocks	WRF_SYN_VDD1P2, XTAL_VDD1P2	-0.5	1.32	V
DC input supply voltage for CLDO and LNLDO	LDO_VDD1P5, LNLDO VDD1P5	-0.5	2.1	V
Maximum junction temperature	T <sub>J_MAX</sub>	_	125	°C
Operating humidity		_	85	%
Ambient operating temperature	_	_	65 <sup>a</sup>	°C
Storage temperature	T <sub>STG</sub>	-40	125	°C
Storage humidity	_	_	60	%
ESD protection (HBM)	V <sub>ESD</sub>	_	2000	V

a. On a 1s1P JEDEC board, not exceeding  $T_{J\_MAX}$ , see Section 14.: "Thermal Information," on page 39.

## 9.2 Recommended Operating Conditions and DC Characteristics

**Table 7. Guaranteed Operating Conditions and DC Characteristics** 

Element	Parameter		Value		Unit			
Liomon	i didiliotoi	Minimum	Typical	Maximum	. 011110			
DC supply for CBUCK switching regulator	SR_VDDBAT5V	2.3	3.6	5.25	٧			
DC supply voltage for WL PA/PA driver	WRF_PA_VDD3P3, WRF_PAD_VDD3P3	2.97	3.3	3.63	V			
DC supply voltage for core	VDDC	1.14	1.2	1.26	٧			
DC supply voltage for RF blocks in chip	VDDRF	1.14	1.2	1.26	٧			
	SDIO Interface I/O P	ins <sup>a</sup>						
Input high voltage	VIH	0.625 × VDDIO	_	_	٧			
Input low voltage	VIL	_	_	0.25 × VDDIO	٧			
Output high voltage @ 2 mA	VOH	0.75 × VDDIO	_	_	٧			
Output low voltage @ 2 mA	VOL	_	_	0.125 × VDDIO	٧			
	Other Digital I/O Pins							
Input low voltage	VIL	_	_	0.8	V			

Document Number: 002-15045 Rev. \*F Page 22 of 44



Table 7. Guaranteed Operating Conditions and DC Characteristics (Cont.)

Element	Parameter	Value			
Lionion	i didiliotoi	Minimum	Typical	Maximum	_ Unit
Input high voltage	VIH	2.0	_	_	٧
Output low voltage @ 2 mA	VOL	_	-	0.4	V
Output high voltage @ 2 mA	VOH	VDDIO – 0.4V	_	_	V
	RF Switch Control I/O	Pins			
Input low voltage	VIL	_	_	0.8	V
Input high voltage	VIH	2.0	_	_	V
Output low voltage @ 2 mA	VOL	_	_	0.4	V
Output high voltage @ 2 mA	VOH	VDDIO – 0.4V	_	_	٧
Input capacitance	Cin	_	_	5	pf

a. VDDIO voltage tolerance is ±10%; for SDIO 1.8V levels (VDDIO at pin 46 = 1.8V ±10%), the maximum SDIO clock frequency should be limited to 25 MHz in high-speed mode only.

## 9.3 WLAN Current Consumption

The WLAN current consumption measurements are shown in Table 8 through Table 9 on page 24.

Table 8. WLAN Current Consumption in SDIO Mode using SR\_VDDBAT5V<sup>a</sup>

	VDDIO	SR_VDDBAT5V	WRF_PA_VDD3P3	WRF_PAD_VDD3P3	USB_AVDD3P3	I_Total	P_Total
Host Interface SDIO	mA						mW
OFF (Low power off mode: VDDIO switched off)	0	0.07	0	0	0	0.07	0.2
Sleep <sup>b</sup>	1	2	0	1	1	< 5	< 17
Power save <sup>c</sup>	1	3	0	1	1	< 6	< 20
RX (Listen), 2.4 GHz HT 20 <sup>d</sup>	1	40	0	1	0	42	139
RX (Active), 2.4 GHz HT 20 <sup>e,f</sup>	2	65	0	1	0	68	224
TX CCK (20 dBm @ Chip port, 2.4 GHz HT 20) <sup>g</sup>	1	56	329	30	0	416	1373
TX OFDM, 54 Mbps (–20 dBm @ Chip port, 2.4 GHz HT 20) <sup>9</sup>	2	58	295	30	0	385	1265
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT20) <sup>g</sup>	2	72	249	24	0	347	1145
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT40) <sup>g</sup>	2	78	272	25	0	377	1244

a. Typical numbers, measured at 3.3V, 25°C.

Document Number: 002-15045 Rev. \*F Page 23 of 44

b. Inter-beacon sleep.

c. Beacon interval = 102.4 ms, DTIM = 3, Beacon duration = 1 ms @ 1 Mbps. Integrated sleep + wake up + Beacon RX current over 3 DTIM intervals.

d. Carrier sense (CCA) when no carrier present.

e. Carrier sense (CS) detect/packet RX.

f. Applicable to all supported rates.

g. Duty cycle is 100%.



Table 9. WLAN Current Consumption in USB mode using VDD33<sup>a</sup>

	VDDIO	SR_VDDBAT5V	WRF_PA_VDD3P3	WRF_PAD_VDD3P3	USB_AVDD3P3	I_Total	P_Total
Host Interface USB	mA						mW
OFF (Low power off mode: VDDIO switched off)	0	0.07	0	0	0	0.07	0.2
Sleep <sup>b</sup>	0.4	2	0	1	5.6	< 9	< 30
Power save <sup>c</sup>	0.4	3	0	1	5.6	< 10	< 33
RX (Listen), 2.4 GHz HT 20 <sup>d</sup>	0.4	45	0	1	22	68	226
RX (Active), 2.4 GHz HT 20 <sup>e,f</sup>	0.4	70	0	1	23	94	312
TX CCK (20 dBm @ Chip port, 2.4 GHz HT 20) <sup>g</sup>	0.5	55	320	30	21	427	1407
TX OFDM, 54 Mbps (–20 dBm @ Chip port, 2.4 GHz HT 20) <sup>9</sup>	0.4	59	265	30	21	376	1239
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT20) <sup>g</sup>	0.6	74	248	24	21	368	1213
TX MCS7 (18 dBm @ Chip port, 2.4 GHz HT40) <sup>g</sup>	1.6	80	272	25	21	400	1319

a. Typical numbers, measured at 3.3V, 25°C.

b. Inter-beacon sleep.

c. Beacon interval = 102.4 ms, DTIM = 3, Beacon duration = 1 ms @ 1 Mbps. Integrated sleep + wake up + Beacon RX current over 3 DTIM intervals.

d. Carrier sense (CCA) when no carrier present.

e. Carrier sense (CS) detect/packet RX.

f. Applicable to all supported rates.

g. Duty cycle is 100%.



## 10. Regulator Electrical Specifications

**Note:** Values in this data sheet are design goals and are subject to change based on the results of device characterization. Functional operation is not guaranteed outside of the specification limits provided in this section.

## 10.1 Core Buck Switching Regulator

Table 10. Core Buck Switching Regulator (CBUCK) Specifications

Specification	Notes	Min	Тур	Max	Units
Input supply voltage (DC)	DC voltage range inclusive of disturbances.	2.3	3.6	5.25	V
Input supply voltage (spikes)	Up to 10 seconds cumulative duration over 7 years lifetime. 10 ms maximum pulse width.	-	-	5.5	V
PWM mode switching frequency	CCM: Load > 100 mA SR_VDDBAT5V = 3.6V	2	4	6	MHz
PWM output current	_	_	_	500 <sup>a</sup>	mA
Output current limit	_	_	1390	-	mA
Output voltage range	Programmable, 30 mV steps Default = 1.35V	1.2	1.35	1.5	V
PWM output voltage DC accuracy	Includes load and line regulation. Forced PWM mode	-4	-	4	%
PWM ripple voltage, static	Measure with 20 MHz bandwidth limit.	_	7	20	mVpp
PWM mode peak efficiency	Peak Efficiency at 200 mA load	78	84	_	%
PFM mode efficiency	5 mA load current	_	65	_	%
Low Power Operating mode (LPOM) efficiency	5 mA load current	_	80	_	%
Start-up time from power down	VDDIO already ON and steady. Time from REG_ON rising edge to CLDO reaching 1.2V	-	-	850	μs
External inductor	0603 size, ±30%, 0.26 ±25% ohms	1.2	2.2	3.3	μH
External output capacitor	Ceramic, X5R, 0402, ESR <30mΩ at 4 MHz, ±20%, 6.3V	2.53 <sup>b</sup>	4.7	10	μF
External input capacitor	For SR_VDDBATP5V pin, Ceramic, X5R, 0603, ESR < 30 m $\Omega$ at 4 MHz, ± 20%, 6.3V, 4.7 $\mu$ F	0.76 <sup>b</sup>	4.7	-	μF
Operating junction temperature	_	<del>-4</del> 0	50	125	°C
Input supply voltage ramp-up time	0 to 4.3V	40	_		μs

a. 500 mA TT junction temp 110°C. Derate to 372 mA for  $T_i$  > 125°C.

Document Number: 002-15045 Rev. \*F Page 25 of 44

b. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



## 10.2 CLDO

**Table 11. CLDO Specifications** 

Specification	Notes	Min	Тур	Max	Units
Input supply voltage (V <sub>in</sub> )	Min = 1.2 + 0.1V = 1.3V Dropout voltage requirement must be met under maximum load.	1.2	1.35	1.5	V
Output current <sup>a</sup>	-	-	_	150	mA
Output voltage (V <sub>o</sub> )	Programmable in 25 mV steps. Default = 1.2V	1.1	1.2	1.275	V
Dropout voltage	At max load	_	_	100	mV
Output voltage DC accuracy	Includes line/load regulation	<b>-4</b>	_	+4	%
Quiescent current	No load	_	10	-	μA
Line regulation	V <sub>in</sub> from (V <sub>o</sub> + 0.1V) to 1.5V, maximum load	_	_	+1.1	%V <sub>o</sub> /V
Load regulation	Load from 1 mA to 150 mA	_	_	0.02	%V <sub>o</sub> /mA
Leakage current <sup>b</sup>	Power-down	_	_	10	μA
Power supply rejection ratio (PSRR)	@1 kHz $Vin ≥ 1.35V$ $C_0 = 2.2 μF$		_	_	dB
PMU start-up time	SR_VDDBAT5V up and stable. Time from the VDDIO rising edge to the CLDO reaching 1.2V.	_	_	850	μs
LDO turn-on time	LDO turn-on time when rest of the chip is up	_	_	180	μs
In-rush current during turn-on	Measured when the output capacitor is fully discharged.	_	-	150	mA
External output capacitor, Co	Total ESR: 30–200 mΩ		1	_	μF
External input capacitor	Only use an external input capacitor at the VDD_LDO pin if it is not supplied from CBUCK output. Total ESR (trace/capacitor): $30 \text{ m}\Omega$ – $200 \text{ m}\Omega$		1	2.2	μF
Operating temperature	Junction temperature	-40	50	125	°C

a. Output current is measured at 125°C junction temperature.

## **10.3 LNLDO**

**Table 12. LNLDO Specifications** 

Specification	Notes	Min	Тур	Max	Units
Input supply voltage (V <sub>in</sub> )	Min = 1.2V <sub>o</sub> + 0.1V = 1.3V Dropout voltage requirement must be met under maximum load.	1.3	1.35	1.5	V
Output Current	-	_	_	100	mA
Output voltage (V <sub>o</sub> )	Programmable in 25 mV steps. Default = 1.2V	1.1	1.2	1.275	V
Dropout Voltage	At maximum load	_	_	100	mV
Output voltage DC accuracy	includes line/load regulation	-4	Ī-	+4	%
Quiescent current	No load	_	44	_	μΑ
Line regulation	V <sub>in</sub> from (V <sub>o</sub> + 0.1V) to 1.5V, maximum load	-0.3	_	+0.3	%V <sub>o</sub> /V

b. Leakage current is measured by 85°C junction temperature.
c. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



**Table 12. LNLDO Specifications** 

Specification	Notes	Min	Тур	Max	Units
Load regulation	Load from 1 mA to 300 mA	_	0.02	0.05	%V <sub>o</sub> /mA
Transient undershoot	-	_	_	TBD	mV
Transient overshoot	-	_	_	TBD	mV
Leakage current	Power-down	_	_	10	μΑ
Output noise	@30 kHz, 60 mA load $C_0$ = 1 $\mu$ F @100 kHz, 60 mA load $C_0$ = 1 $\mu$ F	_	_	60 30	nV/rt Hz nV/rt Hz
PSRR	@ 1kHz, Input > 1.3V, $C_0$ = 1 $\mu$ F, $V_0$ = 1.2V	20	_	_	dB
PMU start-up time	From power-down	_	_	850	μs
LDO Turn-on Time	LDO turn-on time when rest of chip is up	_	_	180	μs
In-rush current during turn-on	Measured when the output capacitor is fully discharged.	_	_	150	mA
External output capacitor (Co)	Total ESR (trace/capacitor): 30 mΩ–200 mΩ	0.74 <sup>a</sup>	1	2.2	μF
External input capacitor	Only use an external input capacitor at the VDD_LDO pin if it is not supplied from CBUCK output. Total ESR (trace/capacitor): 30 m $\Omega$ –200 m $\Omega$	_	1	2.2	μF
Operating temperature	Junction temperature	-40	50	125	°C

a. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.

Document Number: 002-15045 Rev. \*F Page 27 of 44



## 11. WLAN Specifications

Note: Values in this data sheet are design goals and are subject to change based on the results of device characterization.

### 11.1 2.4 GHz Band General RF Specifications

Table 13. 2.4 GHz Band General RF Specifications

Item	Item Condition Minimum		Typical	Maximum	Unit
TX/RX switch time	Including TX ramp down	_	5	10	μs
RX/TX switch time	Including TX ramp up	_	5	5	μs

### 11.2 2.4 GHz Band Receiver RF Specifications

The receiver specifications including sensitivity are shown in Table 14 and Table 15 on page 28.

Table 14. 2.4 GHz Band Receiver RF Specifications

Characteristic	Condition	Minimum	Typical	Maximum	Unit
Cascaded noise figure	_	_	4	_	dB
Maximum receive level <sup>a</sup>	@ 1, 2 Mbps	-4	_	_	dBm
	@ 5.5, 11 Mbps	-10	-	_	dBm
	@ 54 Mbps	-10	_	_	dBm
Adjacent channel power rejection  • DSSS at 11 Mbps <sup>b</sup>	RX = -70 dBm	35	_	_	dB
Return loss	Zo = $50\Omega$ , across dynamic range	TBD	TBD	TBD	dB
Maximum receiver gain	_	_	>90	_	dB

a. When using a suitable external RF switch.

Table 15. 2.4 GHz Receiver Sensitivity

Rate/Modulation	Typical Receive Sensitivity <sup>a b</sup> (dBm)
1 Mbps DSSS	<b>-97</b>
2 Mbps DSSS	<b>-95</b>
5.5 Mbps CCK	<b>-91</b>
11 Mbps CCK	-89
6 Mbps OFDM	<b>-91</b>
9 Mbps OFDM	-90
12 Mbps OFDM	-88
18 Mbps OFDM	-86
24 Mbps OFDM	-84
36 Mbps OFDM	<b>-81</b>
48 Mbps OFDM	<b>–78</b>
54 Mbps OFDM	<b>–76</b>
MCS0 (20 MHz channel)	<b>-91</b>
MCS1 (20 MHz channel)	-88

Document Number: 002-15045 Rev. \*F Page 28 of 44

b. Difference between interfering and desired signal (>25 MHz apart) at 8% PER for 1024-octet Physical-Layer Service Data Units (PSDUs) with desired signal level as specified.



Table 15. 2.4 GHz Receiver Sensitivity

Rate/Modulation	Typical Receive Sensitivity <sup>a b</sup> (dBm)
MCS2 (20 MHz channel)	-86
MCS3 (20 MHz channel)	-83
MCS4 (20 MHz channel)	<b>-81</b>
MCS5 (20 MHz channel)	<b>–77</b>
MCS6 (20 MHz channel)	<b>-75</b>
MCS7 (20 MHz channel)	<b>–73</b>
MCS0 (40 MHz channel)	-90
MCS1 (40 MHz channel)	-86
MCS2 (40 MHz channel)	-84
MCS3 (40 MHz channel)	-82
MCS4 (40 MHz channel)	<b>–78</b>
MCS5 (40 MHz channel)	<b>-74</b>
MCS6 (40 MHz channel)	<b>-72</b>
MCS7 (40 MHz channel)	<b>-70</b>

a. Values are measured at the input of the CYW43143. Thus, they include insertion losses from the integrated baluns and integrated T/R switches, but exclude losses from the external circuits. For the 1, 2, 5.5, and 11 Mbps rates, sensitivity is defined as an 8% packet error rate (PER) for 1000-octet PSDUs. For 11g rates (6 Mbps OFDM up to 54 MBps OFDM), sensitivity is defined as a 10% packet error rate (PER) for 1000-octet PSDUs. For 11n rates (MCS0 to MCS7), sensitivity numbers are provide for 10% PER and 4000byte packets.

## 11.3 2.4 GHz Band Transmitter RF Specifications

Table 16. 2.4 GHz Band Transmitter RF Specifications

Characteristic		Condition	Min.	Тур.	Max.	Unit
RF output frequency range	_		2400	_	2500	MHz
Chip output power <sup>a</sup> (EVM and ACPR compliant, Vcc=3.3V ±6% <sup>b</sup> )	20 MHz channel	DSSS/CCK rates 1, 2, 5.5, and 11 Mbit/s	_	_	21.0	dBm
		802.11g rates 6, 9, 12, 18, 24, and 36 Mpps	_	_	20.0	
		802.11g rate 48 Mbps	_	_	19.0	
		802.11g rate 56 Mbps	_	_	18.0	
		OFDM rates MCS0-MCS5	-	-	20.0	-
		OFDM rate MCS6	-	-	19.0	-
		OFDM rate MCS7	-	-	18.0	-
	40 MHz	OFDM rates MCS0- MCS4	-	-	19.5	-
		OFDM rate MCS5	-	-	19.0	
		OFDM rate MCS6	_	_	18.0	
		OFDM rate MCS7	_	_	17.0	

b. Sensitivity levels at Vcc=3.3V±6%; at Vcc=3.3 ±10%, sensitivity levels may be degraded.



Table 16. 2.4 GHz Band Transmitter RF Specifications (Cont.)

Characteristic	Condition	Min.	Тур.	Max.	Unit
Gain flatness	Maximum gain	_	_	2	dB
Output IP3	Maximum gain	_	37	_	dBm
Output P1dB	_	_	27	_	dBm
Carrier suppression	-	15	-	_	dBr
CCK TX spectrum mask @ maximum	fc –22 MHz < f < fc –11 MHz	_	_	-30	dBr
gain	fc +11 MHz < f< fc +22 MHz	_	_	-30	dBr
	f < fc –22 MHz; and f > fc +22 MHz	_	_	-50	dBr
OFDM TX spectrum mask	f < fc -11 MHz and f > fc +11 MHz	_	_	-26	dBc
(chip output power = 16 dBm)	f < fc –20 MHz and f > fc +20 MHz	_	_	-35	dBr
	f < fc –30 MHz and f > fc +30 MHz	_	_	-40	dBr
TX modulation accuracy (i.e. EVM) at	IEEE 802.11b mode	_	_	35%	_
maximum gain	IEEE 802.11g mode QAM64 54 Mbps	_	_	5%	_
Gain control step size	-	_	0.25	_	dB/step
Amplitude balance <sup>c</sup>	DC input	-1	_	1	dB
Phase balance	DC input	-1.5	_	1.5	۰
Baseband differential input voltage	Shaped pulse	_	0.6	_	Vpp
TX power ramp up	90% of final power	_	_	2	μsec
TX power ramp down	10% of final power	_	_	2	μsec

a. Power control will back off output power by 1.5 dB ensuring EVM and ACPR limits are always met.

## 11.4 2.4 GHz Band Local Oscillator Specifications

Table 17. 2.4 GHz Band Local Oscillator Specifications

Characteristic	Condition	Minimum	Typical	Maximum	Unit
VCO frequency range	_	2412	_	2484	MHz
Reference input frequency range	_	_	Various <sup>a</sup>	_	MHz
Reference spurs	_	_	_	-34	dBc
Local oscillator phase noise, single-sided from 1–300 kHz offset	_	_	_	-86.5	dBc/Hz
Clock frequency tolerance	_	_	_	±20	ppm

a. Reference supported frequencies range from 12 MHz to 52 MHz.

Document Number: 002-15045 Rev. \*F Page 30 of 44

b. Linear output power at 3.3V ±10% supply voltage may be degraded and EVM/ACPR compliant output power may be lower than listed.

c. At a 3 MHz offset from the carrier frequency.



## 12. Antenna Specifications

## 12.1 Voltage Standing Wave Ratio

The Voltage Standing Wave Ratio (VSWR) into the antenna should be less than 2.5:1.

Document Number: 002-15045 Rev. \*F Page 31 of 44



## 13. Timing Characteristics

### 13.1 Power Sequence Timing

The recommended power-up sequence is to bring up the power supplies in the order of the rated voltage. This power-up sequence minimizes the possibility of a latchup condition.

In the case of a 3.3V supply (see Figure 1), the 3.3V supplied to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, WRF\_PAD\_VDD3P3, USB\_A-VDD3P3, and VDDIO can ramp at the same time.

In the case of a 5V supply (see Figure 2 on page 32), the 5V first ramps on SR\_VDDBAT5V, followed by bring- up of the 3.3V supply to WRF\_PA\_VDD3P3, WRF\_PAD\_VDD3P3, USB\_AVDD3P3, and VDDIO. The power-up timing parameters for both configurations are shown in Table 18 on page 33.





Figure 1. Power-Up Sequence Timing—3V Supply








**Table 18. Power-Up Timing Parameters** 

Symbol	Description	Minimum	Typical	Maximum	Unit
t <sub>1</sub>	SR_VDDBAT5V to 3P3 active	0 <sup>a</sup>	50 <sup>b</sup>	_	μs
t <sub>2</sub>	Time from VDDIO rising edge to VDDC reaching 1.2V	_	_	850	μs
t <sub>3</sub>	Time from VDDC reaching 1.2V to internal reset deactivation	30	35	50	ms

a. In the case of the 3.3V power supply, t1 = 0 for SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3.

#### 13.2 Serial Flash Timing

Figure 3. Serial Flash Timing Diagram (STMicroelectronics-Compatible)



**Table 19. Serial Flash Timing** 

Parameter	Descriptions	Minimum	Typical	Maximum	Units
f <sub>SCK</sub>	Serial flash clock frequency	_	12.5	49.2	MHz
t <sub>WH</sub>	Serial flash clock high time	9	-	_	ns
t <sub>WL</sub>	Serial flash clock low time	9	-	_	ns
t <sub>R</sub> , t <sub>F</sub> <sup>a</sup>	Clock rise and fall times <sup>b</sup>	TBD	-	_	V/ns
t <sub>CSS</sub>	Chip select active setup time	5	_	_	ns
t <sub>CS</sub>	Chip select deselect time	100	-	_	ns
t <sub>CSH</sub>	Chip select hold time	5	_	_	ns
t <sub>SU</sub>	Data input setup time	2	-	_	ns
t <sub>H</sub>	Data input hold time	5	_	_	ns
t <sub>HO</sub>	Data output hold time	0	_	_	ns
t <sub>V</sub>	Clock low to output valid	_	_	8	ns

b. In the case of the 5V power supply, SR\_VDD\_BAT5V is directly connected to 5V, but the connection to WRF\_PA\_VDD3P3, WRF\_PAD\_VDD3P3, and VDDIO must be made through a DC-DC converter chip to convert 5V to 3V3. Since the converter chip introduces a delay in the ramp-up time, t1 = 50 μs (nominal). The actual value of t1 will vary slightly based on the particular DC-DC converter chip used in the design.



- a.  $t_{\mbox{\scriptsize R}}$  and  $t_{\mbox{\scriptsize F}}$  are expressed as a slew-rate.
- b. Peak-to-peak

## 13.3 I<sup>2</sup>S Slave Mode Tx Timing

In  $I^2S$  slave mode, the serial clock (I2S\_BITCLK) input speed can vary up to a maximum of 12.288 MHz.  $I^2S$  Slave mode timing is illustrated in Figure 4.

**BITCLK** WS LSB SD **MSB** WORD n - 1 WORD n WORD n + 1 Right Channel Left Channel Right Channel Т t HC = 0.35T **BITCLK** t LC = 0.35T thtr = 0 t dtr = 0.8T SD/WS T = clock period Ttr = minimum allowed clock period for transmitter T > Ttr

Figure 4. I<sup>2</sup>S Slave Mode Timing

Table 20. Timing for I<sup>2</sup>S Transmitters and Receivers

		Transmitter				iver
Parameter	Lower	Lower Limit		Upper Limit		Limit
	Min	Max	Min	Max	Min	Max
Clock period T	T <sub>tr</sub>				T <sub>tr</sub>	
Slave Mode: Clock accepted by transmitter or receiver: HIGH t <sub>HC</sub> LOW t <sub>LC</sub> rise time t <sub>RC</sub>		0.35 T <sub>r</sub> 0.35 T <sub>r</sub>	0.15 T <sub>tr</sub>			0.35 T <sub>r</sub> 0.35 T <sub>r</sub>
Transmitter: delay t <sub>dtr</sub> hold time t <sub>htr</sub>	0			0.8 T		



Table 20. Timing for I<sup>2</sup>S Transmitters and Receivers

	Transmitter				Receiver		
Parameter	Lower Limit Upper Limit		Lower Limit Upper Limit		Lower	Limit	
	Min	Max	Min	Max	Min	Max	
Receiver: setup time t <sub>sr</sub> hold time t <sub>hr</sub>						0.2 T <sub>r</sub>	

## 13.4 SDIO Default Mode Timing

SDIO default mode timing is shown by the combination of Figure 5 and Table 21.




Figure 5. SDIO Bus Timing (Default Mode)

Table 21. SDIO Bus Timing<sup>a</sup> Parameters (Default Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit						
SDIO CLK (All values are referred to minimum VIH and maximum VIL <sup>b</sup> )											
Frequency – data transfer mode	fPP	0	_	25	MHz						
Frequency – identification mode	fOD	0	_	400	kHz						
Clock low time	tWL	10	_	_	ns						
Clock high time	tWH	10	_	_	ns						
Clock rise time	tTLH	_	_	10	ns						
Clock low time	tTHL	_	_	10	ns						
Inputs: CME	), DAT (referer	ced to CLK)									
Input setup time	tISU	5	_	_	ns						
Input hold time	tIH	5	_	_	ns						
Outputs: CMD, DAT (referenced to CLK)											
Output delay time – data transfer mode	Output delay time – data transfer mode tODLY 0 – 14 ns										
Output delay time – identification mode	tODLY	0	_	50	ns						



- a. Timing is based on CL  $\leq$ 40 pF load on CMD and data.
- b.  $min(Vih) = 0.7 \times VDDIO\_SD$  and  $max(Vil) = 0.2 \times VDDIO\_SD$ .

## 13.5 SDIO High Speed Mode Timing

SDIO high-speed mode timing is shown by the combination of Figure 6 and Table 22 on page 36.

Figure 6. SDIO Bus Timing (High-Speed Mode)




Table 22. SDIO Bus Timing<sup>a</sup> Parameters (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit					
SDIO CLK (all values are referred to minimum VIH and maximum VIL <sup>b</sup> )										
Frequency – data transfer mode	fPP	0	_	50 <sup>c</sup>	MHz					
Frequency – identification mode	fOD	0	_	400	kHz					
Clock low time	tWL	7	_	_	ns					
Clock high time	tWH	7	_	_	ns					
Clock rise time	tTLH	_	_	3	ns					
Clock low time	tTHL	_	_	3	ns					
Inputs: CMD, DAT (referenced to CLK)										
Input setup time	tISU	6	_	_	ns					
Input hold time	tIH	2	_	_	ns					
Outputs: CN	D, DAT (refere	nced to CLK)								
Output delay time – data transfer mode	tODLY	_	_	14	ns					
Output hold time	tOH	2.5	_	_	ns					
Total system capacitance (each line)	CL	_	-	40	pF					



- a. Timing is based on CL  $\leq$ 40 pF load on CMD and data.
- b.  $min(Vih) = 0.7 \times VDDIO\_SD$  and  $max(Vil) = 0.2 \times VDDIO\_SD$ .
- c. 0 46 MHz when running at 1.8V.

### 13.6 USB Parameters

### **Table 23. USB Parameters**

Parameter	Symbol	Comments	Minimum	Typical	Maximum	Unit
		General				
Baud rate	BPS	_	_	2.5	_	Gbaud
Reference frequency	Fref	From crystal oscillator	_	100	_	MHz
Reference clock amplitude	Vref	LVPECL, AC coupled	1	_	_	V
		Receiver				
Differential termination	ZRX-DIFF-DC	Differential termination	80	100	120	Ω
DC impedance	ZRX-DC	DC common-mode impedance	40	50	60	Ω
Powered down termination	ZRX-HIGH-IMP-DC	Power-down high impedance (singled ended to ground)	200k	_	_	Ω
Input voltage	VRX-DIFFp-p	AC coupled, differential p-p	175	-	1200	mV
Jitter tolerance	TRX-EYE	Minimum receiver eye width	0.4	_	_	UI
Differential return loss	RLRX-DIFF	Differential return loss	12	_	-	dB
Common-mode return loss	RLRX-CM	Common-mode return loss	11	_	_	dB
Unexpected electrical idle enter detect threshold integration time	TRX-IDEL-DET-DIFF- ENTERTIME	An unexpected electrical idle must be recognized no longer than this time to signal an unexpected idle condition.	_	-	10	ms
Signal detect threshold	VRX-IDLE-DET- DIFFp-p	Electrical idle detect threshold	65	-	175	mV
		Transmitter				
Output voltage	VTX-DIFFp-p	Differential p-p, program- mable in 16 steps	0	_	1200	mV
Output voltage rise time	VTX-RISE	20% to 80%	0.125	_	_	UI
Output voltage fall time	VTX-FALL	80% to 20%	0.125	_	_	UI
De-emphasis (a1)	VTX-DE-RATIO	Programmable in 16 steps	0	_	40	%
RX detection voltage swing	VTX-RCV-DETECT	The amount of voltage change allowed during receiver detection.	_	_	600	mV
AC peak common-mode voltage	VTX-CM-Acp	AC peak common-mode ripple	_	_	20	mV
Absolute delta of DC common-mode voltage during L0 and electrical idle	VTX-CM-DC-ACTIVE- IDLE-DELTA	Absolute delta of DC common-mode voltage during L0 and electrical idle.	0	-	100	mV



## Table 23. USB Parameters (Cont.)

Parameter	Symbol	Comments	Minimum	Typical	Maximum	Unit
Absolute delta of DC common-model voltage between D+ and D-	VTX-CM-DC-LINE- DELTA	DC offset between D+ and D–	0	_	25	mV
Electrical idle differential peak output voltage	VTX-IDLE-DIFFp	Peak-to-peak voltage	0	_	20	mV
TX short circuit current	ITX-SHORT	Current limit when TX output is shorted to ground.	_	_	90	mA
Differential termination	ZTX-DIFF-DC	Differential termination	80	100	120	Ω
Differential return loss	RLTX-DIFF	Differential return loss	8	_	_	dB
Common-mode return loss		Common-mode return loss	8	_	_	dB
TX eye width	TTX-EYE	Minimum TX eye width	0.7	_	_	UI



## 14. Thermal Information

### Table 24. 56-pin QFN Thermal Characteristics<sup>a</sup>

Air Velocity m/s	Power W	T <sub>J_MAX</sub> °C	T <sub>t</sub> °C	θJA, °C/W	Ψ <sub>JT</sub> °C/W
0	1.166	110.3	105.2	37.95	4.37

a. 1s1P JEDEC board, package only, no heat sink, TA = 65°C. P = 1.061W (PA on).

#### Note:

- Ambient air temperature is 1 mm above the heat shield on top of the chip.
- Ambient air temperature: TA = 65°C, subject to absolute junction maximum temperature at 125°C.
- The CYW43143 is designed and rated for operation at a maximum junction temperature not to exceed 125°C.

## 14.1 Junction Temperature Estimation and PSI<sub>JT</sub> Versus Theta<sub>JC</sub>

Package thermal characterization parameter Psi-J $_T$  ( $\Psi_{JT}$ ) yields a better estimation of actual junction temperature ( $T_J$ ) versus using the junction-to-case thermal resistance parameter Theta-J $_C$  ( $\theta_{JC}$ ). The reason for this is  $\theta_{JC}$  assumes that all the power is dissipated through the top surface of the package case. In actual applications, some of the power is dissipated through the bottom and sides of the package.  $\Psi_{JT}$  takes into account power dissipated through the top, bottom, and sides of the package. The equation for calculating the device junction temperature is as follows:

$$T_J = T_T + P \times \Psi_{JT}$$

#### Where:


- T<sub>J</sub> = junction temperature at steady-state condition, °C
- T<sub>T</sub> = package case top center temperature at steady-state condition, °C
- P = device power dissipation, Watts
- Ψ<sub>JT</sub> = package thermal characteristics (no airflow), °C/W

Document Number: 002-15045 Rev. \*F Page 39 of 44



## 15. Package Information

Figure 7. 7 mm × 7 mm, 56-pin QFN package





## 16. Ordering Information

## **Table 25. Ordering Information**

Part Number	Package	Ambient Temperature
BCM43143KMLG	7 mm × 7 mm, 56-pin QFN (RoHs compliant)	0 to 65°C (32 to 149°F)

Document Number: 002-15045 Rev. \*F Page 41 of 44



## **Document History**

Revision	ECN	Orig. of Change	<b>Submission Date</b>	Description of Change
**	-	-	04/26/12	43143-DS100-R: Initial release
*A	_	-	06/03/13	43143-DS101-R:
				Added:
				Various features on cover, reorganized feature lists.
				"Link Power Management (LPM) Support" on page 16.
				"I2S Interface" on page 17.
				"Serial Flash Timing" on page 47.
				"I2S Slave Mode Tx Timing" on page 48.
				Updated:
				Figure 1 on page 2.
				Figure 3 on page 11.
				Figure 4 on page 13.
				Note in "Crystal Oscillator" on page 15.
				Figure 9 on page 24.
				Table 2 on page 25.
				Table 3 on page 26.
				Table 4 on page 28.
				Table 5 on page 32.
				Table 6 on page 33.
				Table 7 on page 34.
				Table 9 on page 36.
				Table 10 on page 37.
				Table 11 on page 39.
				Note in Section 14: "Thermal Information," on page 56.
				Table 24 on page 56
*B	-	-	06/25/13	43143-DS102-R:
				Updated
				Table 7 on page 34.
*C	-	-	02/24/14	43143-DS103-R:
				Updated:
				"Reset and Low-Power Off Mode" on page 12
				Table 6: "Absolute Maximum Ratings," on page 30
				<ul> <li>Table 8: "WLAN Current Consumption in SDIO Mode usi SR_VDDBAT5V," on page 32</li> </ul>
				<ul> <li>Table 9: "WLAN Current Consumption in USB mode usin VDD33," on page 33</li> </ul>
				Table 16: "2.4 GHz Band Transmitter RF Specifications," page 40
				Section 14: "Thermal Information," on page 53



Document Title: CYW43143 Single-Chip IEEE 802.11b/g/n MAC/PHY/Radio with USB/SDIO Host Interface Document Number: 002-15045					
*D	-	-	11/14/14	43143-DS104-R:	
				Updated:	
				Table7: "Guaranteed Operating Conditions and DC Characteristics," on page32.	
				Table8: "WLAN Current Consumption in SDIO Mode using SR_VDDBAT5V," on page33.	
				Table9: "WLAN Current Consumption in USB mode using VDD33," on page34.	
*E	5448745	UTSV	09/28/2016	Migrated to Cypress Template	
*F	5255423	AESATMP7	04/20/2017	Updated Cypress Logo and Copyright.	

Document Number: 002-15045 Rev. \*F Page 43 of 44



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless Connectivity

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.