ams Datasheet


[v2-01] 2016-Oct-12



Applications

The AS1130 is ideal for dot matrix displays in mobile phones, personal electronics and toys.

Figure 2: AS1130- Typical Application Diagram




Page 2
Document Feedback



Block Diagram

The functional blocks of this device are shown below:

Figure 3: AS1130 Block Diagram





Pin Assignment

Figure 4: Pin Diagram (Top View)




Figure 5: Pin Description

Pin N	lumber		
20-Pin WL-CSP	28-Pin SSOP / TSSOP	Pin Name	Description
A3	1, 7, 14, 22, 28	GND	Ground
C3	13	RSTN	Reset Input . Pull this pin to logic low to reset all control registers (set to default values). For normal operation pull this pin to VDD.
D1	17	ADDR	I ² C Address. Connect to external resistor for I ² C address selection. Up to 8 devices can be connected on one bus. See Figure 30
D2	16	SDA	Serial-Data I/O . Open drain digital I/O I ² C data pin.
D3	15	SCL	Serial-Clock Input

Page 4
Document Feedback
[v2-01] 2016-Oct-12



Pin N	lumber		
20-Pin WL-CSP	28-Pin SSOP / TSSOP	Pin Name	Description
В3	3, 10, 18, 19, 26	VDD	Positive Supply Voltage . Connect to a +2.7V to +5.5V supply. Bypass this pin with 10μF capacitance to GND.
D4	12	SYNC	Synchronization Clock Input or Output. The SYNC frequency for Input and Output is 1MHz. For SYNC_OUT the frequency can be reduced to 32kHz.
D5	11	IRQ	Interrupt Request. Programmable Open drain digital Output. It can be set via an register after which event (Interface Timeout, POR, CP_Request, Error Detection, End of Frame or End of Movie) the pin triggers an Interrupt Request.
A1, A2, A4, A5, B1, B2, B4, B5, C1, C2, C4, C5	25, 27, 2, 4, 23, 24, 5, 6, 21, 20, 9, 8	CS0, CS1, CS6, CS7, CS2, CS3, CS8, CS9, CS4, CS5, CS10, CS11	Sinks and Sources for 132 LEDs.



Absolute Maximum Ratings

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 6: Absolute Maximum Ratings

Parameter	Min	Max	Units		Comments
		Electri	ical Param	eters	
V _{DD} to GND	-0.3	7	V		
All other pins to GND	-0.3	7 or V _{DD} + 0.3	V		
Sink Current		500	mA		
Segment Current		100	mA		
Input Current (latch-up immunity)	-100	100	mA	JEDEC 78	
		Electro	static Disc	harge	
Electrostatic Discharge (human body model)		±2	kV	MIL 883 E r	method 3015
	Temp	perature Rang	ges and Sto	orage Condi	tions
Junction Temperature		150	۰C		
Storage Temperature	-55	125	°C	For 20-Pin	WL-CSP
Range	-55	150	۰C	For 28-pin	SSOP/TSSOP
Package Body Temperature		260	۰C	28-pin SSOP/ TSSOP	IPC/JEDEC J-STD-020 ⁽¹⁾ The lead finish for Pb-free leaded packages is matte tin (100% Sn).
remperature				20-Pin WL-CSP	IPC/JEDEC J-STD-020 ⁽¹⁾
Relative Humidity (non-condensing)	5	85	%		
		1		20-Pin WL-CSP	Represents an unlimited floor life time
Moisture Sensitivity Level		3		28-pin SSOP/ TSSOP	Represents a max. floor life time of 168h

Note(s):

Page 6
Document Feedback
[v2-01] 2016-Oct-12

^{1.} The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices".



Electrical Characteristics

 V_{DD} = 2.7V to 5.5V, typ. values are at T_{AMB} = 25°C (unless otherwise specified). All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 7: Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{AMB}	Operating Temperature Range		-40		85	°C
Тյ	Operating Junction Temperature Range		-40		125	°C
V _{DD}	Operating Supply Voltage		2.7		5.5	V
I _{DD}	Operating Supply Current	All current sources turned ON, @ V _{DD} = 5.5V		340		mA
טטי	Operating Supply Current	All current sources turned OFF, @ V _{DD} = 5.5V		0.5		IIIA
I _{DDSSD}	Software Shutdown Supply Current	All digital inputs at V _{DD} or GND @ V _{DD} = 5.5V		7	15	μΑ
I _{DDFSD}	Full Shutdown Supply Current	Pin RSTN = 0V, T _{AMB} = 25°C		0.1	1	μΑ
I _{DIGIT}	Digit Drive Sink Current (drive capability of all sources of one digit ⁽¹⁾)				360	mA
I _{SEG}	Segment Drive Source Current LED ⁽²⁾	V _{OUT} = 1.8V to	28	30	32	mA
ΔI_{SEG}	Segment Drive Current Matching LED	V _{DD} -400mV		1		%
2.256	Device to Device Current Matching LED	$V_{OUT} = 1.8V, V_{DD} = 3.3V$		1		%
I _{LEAK}	Leakage Output Current	All current sources OFF, $V_{OUT} = 0V, V_{DD} = 5.5V,$ $T_{AMB} = 25^{\circ}C$		0.005	0.5	μΑ
ΔI_{LNR}	Line Regulation	V _{OUT} = 1.8V		0.25		%/V
ΔI_{LDR}	Load Regulation	V _{OUT} = 1.8V to V _{DD} -400mV		0.25		%/V
V _{DSSAT}	Saturation Voltage	Current = 30mA, V _{DD} = 3.3V		200		mV
R _{DSON(N)}	Resistance for NMOS			0.3	1	W



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Open Detection Level Threshold		V _{DD} - 0.4	V _{DD} - 0.1		V
	Short Detection Level Threshold			770	900	mV
f _{OSC}	Oscillator Frequency		0.9	1	1.1	MHz
f _{REFRESH}	Display Scan Rate	12x11 matrix	0.29	0.33	0.36	kHz
t _{RSTN}	Reset Pulse Width Low		500			ns

Note(s):

1. Guaranteed by design.

2.
$$I_{SEG} = \frac{I_{max} - I_{min}}{I_{max} + I_{min}} \times 100$$

Figure 8:

Logic Inputs/Outputs Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{IH} , I _{IL}	Logic Input Current	$V_{IN} = 0V \text{ or } V_{DD}$	-1		1	μΑ
V _{IH}	CMOS Logic High Input Voltage		0.7 x V _{DD}			V
V _{IL}	CMOS Logic Low Input Voltage				0.3 x V _{DD}	V
ΔVι	CMOS Hysteresis Voltage			0.3		V
V _{IH}	Mobile Logic High Input Voltage (1)		1.6			V
V _{IL}	Mobile Logic Low Input Voltage ⁽¹⁾				0.6	V
ΔVι	Hysteresis Voltage (1)			0.1		V
V _{OL(SDA)}	SDA Output Low Voltage	I _{SINK} = 3mA			0.4	V
V _{OL(IRQ)}	IRQ Output Low Voltage	I _{SINK} = 3mA			0.4	V
V _{OL(SYNC_} OUT)	Sync Clock Output Low Voltage	I _{SINK} = 1mA			0.4	٧
V _{OH(SYNC_} OUT)	Sync Clock Output High Voltage	I _{SOURCE} = 1mA			V _{DD} -0.4	V
	Capacitive Load for Each Bus Line				400	рF

Note(s):

1. Available on request, see Ordering & Contact Information.

Page 8
Document Feedback
[v2-01] 2016-Oct-12




Figure 9: I²C Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCL}	SCL Frequency		100		1000	kHz
t _{BUF}	Bus Free Time Between STOP and START Conditions		1.3			μs
t _{HOLDSTART}	Hold Time for Repeated START Condition		260			ns
t _{LOW}	SCL Low Period		500			ns
t _{HIGH}	SCL High Period		260			ns
t _{SETUPSTART}	Setup Time for Repeated START Condition		260			ns
t _{SETUPDATA}	Data Setup Time		100			ns
t _{RISE(SCL)}	SCL Rise Time				120	ns
t _{RISE(SCL1)}	SCL Rise Time after Repeated START Condition and After an ACK Bit				120	ns
t _{FALL(SCL)}	SCL Fall Time				120	ns
t _{RISE(SDA)}	SDA Rise Time				120	ns
t _{FALL(SDA)}	SDA Fall Time				120	ns
t _{SETUPSTOP}	STOP Condition Setup Time		260			ns
t _{SPIKESUP}	Pulse Width of Spike Suppressed				6	ns

Note(s):

1. The Min / Max values of the Timing Characteristics are guaranteed by design.

Figure 10: Timing Diagram



ams Datasheet [v2-01] 2016-Oct-12

Page 9

Document Feedback



Typical Operating Characteristics

Figure 11: Segment Drive Current vs. Supply Voltage





Figure 12: Segment Drive Current vs. Temperature



Page 10
Document Feedback



Figure 13: Segment Drive Current vs. Output Voltage





Figure 14: R_{ONNMOS} vs. Supply Voltage



ams Datasheet Page 11
[v2-01] 2016-Oct-12
Document Feedback



Figure 15:
Open Detection Level vs. Supply Voltage





Figure 16: Short Detection Level vs. Supply Voltage



Page 12ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



Figure 17: CMOS Logic Input Levels vs. Supply Voltage





Figure 18: CMOS Logic Input Levels vs. Temperature



ams Datasheet Page 13 [v2-01] 2016-Oct-12 Document Feedback



Figure 19: MOBILE Logic Input Levels vs. Supply Voltage





Figure 20: MOBILE Logic Input Levels vs. Temperature



Page 14
Document Feedback



Figure 21: Oscillator Frequency vs. Supply Voltage





Figure 22: Oscillator Frequency vs. Temperature



ams Datasheet Page 15
[v2-01] 2016-Oct-12 Document Feedback



Detailed Description

Cross-Plexing Theorem

The cross-plexing theorem is using the fact that a LED has a forward and backward direction. A LED will only glow if there is a current flowing in forward direction. A parallel LED in backward direction will block the current flow. This effect is used in a cross-plexed matrix of LEDs.

Each CSx pin (CS0 to CS11) can be switched to VDD via the internal current source ("high"), to GND ("low") or not connected ("highZ").

The mode of operation which is controlled by an internal state machine looks like following. CS0 is switched to GND and all other CSx pins (CS1 to CS11) are controlled according to the settings in the On/Off Frame and Blink & PWM registers (see Figure 31).


Than CS1 is switched to GND and all other CSx pins (CS0 and CS2 to CS11) are controlled according to the settings in the On/Off Frame and Blink & PWM registers.

In this manner all LEDs in the matrix are scanned and turned on/off depending on the register settings.

I²C Interface

The AS1130 supports the I²C serial bus and data transmission protocol in fast mode at 1MHz. The AS1130 operates as a slave on the I²C bus. The bus must be controlled by a master device that generates the serial clock (SCLK), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via the open-drain I/O pins SCLK and SDA.


Figure 23: I²C Interface Initialization



Page 16
Document Feedback
[v2-01] 2016-Oct-12



Figure 24: Bus Protocol



The bus protocol (as shown in Figure 24) is defined as:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

The bus conditions are defined as:

- Bus Not Busy. Data and clock lines remain HIGH.
- Start Data Transfer. A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.
- **Stop Data Transfe**r. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.
- **Data Valid**. The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit. Within the I²C bus specifications a high-speed mode (3.4MHz clock rate) is defined.

ams Datasheet Page 17
[v2-01] 2016-Oct-12 Document Feedback



- Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.
- Figure 24 details how data transfer is accomplished on the I²C bus. Depending upon the state of the R/W bit, two types of data transfer are possible:
 - Master Transmitter to Slave Receiver. The first byte transmitted by the master is the slave address, followed by a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
 - Slave Transmitter to Master Receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The AS1130 can operate in the following slave modes:

- Slave Receiver Mode. Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode. The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the AS1130 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Page 18
Document Feedback
[v2-01] 2016-Oct-12



Command Byte

The AS1130 operation (see Figure 38) is determined by a command byte (see Figure 25).

Figure 25: Command Byte

MSB	6	5	4	3	2	1	LSB
A7	A6	A5	A4	A3	A2	A1	A0

Figure 26:
Command and Single Data Byte Received by AS1130





Figure 27: Setting the Pointer to a Address Register to Select a Data Register for a Read Operation




ams Datasheet [v2-01] 2016-Oct-12

Downloaded from Arrow.com.




Figure 28: Reading N Bytes from AS1130



I²C Device Address Byte

The address byte (see Figure 29) is the first byte received following the START condition from the master device.

Figure 29: I²C Device Address Byte



The bit 1, 2 and 3 of the address byte are defined through the resistor @ the device select pin ADDR (see Figure 30). A maximum of 8 devices with the same pre-set code can be connected on the same bus at one time.

- The last bit of the address byte (R/W) define the operation to be performed. When set to a 1 a read operation is selected; when set to a 0 a write operation is selected.
- I²C Common address. All devices are responding on the address "0111111" if the function is enabled in the register AS1130 Config Register (0x06).

Following the START condition, the AS1130 monitors the I^2C bus, checking the device type identifier being transmitted. Upon receiving the address code, and the R/\overline{W} bit, the slave device outputs an acknowledge signal on the SDA line.

Page 20
Document Feedback
[v2-01] 2016-Oct-12



Figure 30: Device Address

			I2C Add	dress
Bit	Bit Name	Default	Access	Description
3:1	i2c_addr	000	R	Defines the I²C address of one device via an external resistor on pin ADDR 000: $1M\Omega$ or floating 001: $470k\Omega$ 010: $220k\Omega$ 011: $100k\Omega$ 100: $47k\Omega$ 101: $22k\Omega$ 111: $4.7k\Omega$ or GND

The pin ADDR is scanned after start up (POR) and defines the address for the device. The device reacts to this address until a hardware reset (low on pin RSTN) is performed or the power-on-reset (POR) triggers again.

Note(s): The internal address decoder needs 5ms to identify the address and to set up the device for this address.



Initial Power-Up

On initial power-up, the AS1130 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation. To bring the device into normal operation the following sequence needs to be performed.

Start-Up Sequence

- Power-up the AS1130 (connect VDD to a source), the devices is in shutdown;
- After 5ms the address of the AS1130 is valid and the first I²C command can be send.
- Define RAM Configuration; bit mem_conf in the AS1130 Config Register (see Figure 45)
 - · On/Off Frames
 - Blink & PWM Sets
 - · Dot Correction, if specified
- Define Control Register (see Figure 38)
 - Current Source
 - · Display options
 - Display picture / play movie
- To light up the LEDs set the shdn bit to '1' for normal operation mode (see Figure 48).

Shutdown Mode

The AS1130 device features two different shutdown modes. A software shutdown via shutdown register (see Shutdown & Open/Short Register (0x09)) and a hardware shutdown via the RSTN pin.

The software shutdown disables all LEDs and stops the internal operation of the logic. A shutdown mode via the RSTN pin additionally powers down the power-on-reset (POR) of the device. In this shutdown mode the AS1130 consumes only 100nA (typ.).

Page 22

Document Feedback

[v2-01] 2016-Oct-12



Register Description

Register Selection

Within this register the access to one of the RAM sections, the Dot Correction or to the Control register is selected. After one section is selected this section is valid as long as an other section is selected.

Figure 31: Register Selection Address Map

				Add	dres	ss							D	ata					
Register Section	H E X	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	H E X	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Description
NOP										0x 00	0	0	0	0	0	0	0	0	No operation
On/Off Frame 0									•	0x 01	0	0	0	0	0	0	0	1	
On/Off Frame 1										0x 02	0	0	0	0	0	0	1	0	
On/Off Frame 2										0x 03	0	0	0	0	0	0	1	1	On/Off information for each frame (up
																			to 36 frames)
On/Off Frame 34										0x 23	0	0	1	0	0	0	1	1	
On/Off Frame 35										0x 24	0	0	1	0	0	1	0	0	
Blink & PWM Set 0	0x FD	1	1	1	1	1	1	0	1	0x 40	0	1	0	0	0	0	0	0	
Blink & PWM Set 1										0x 41	0	1	0	0	0	0	0	1	
Blink & PWM Set 2										0x 42	0	1	0	0	0	0	1	0	Blink & PWM Information Sets
Blink & PWM Set 3										0x 43	0	1	0	0	0	0	1	1	(up to 6 sets)
Blink & PWM Set 4										0x 44	0	1	0	0	0	1	0	0	
Blink & PWM Set 5										0x 45	0	1	0	0	0	1	0	1	
Dot Correction										0x 80	1	0	0	0	0	0	0	0	Selection of Dot Correction Register
Control Register										0x C0	1	1	0	0	0	0	0	0	Selection of Control Register



Data Definition of the Single Frames

One frame consists of 2 datasets, the On/Off dataset and the Blink & PWM dataset. Where more On/Off frames can be linked to one PWM set. Depending on the used PWM sets more or less On/Off frames can be stored inside the AS1130 (see Figure 32).

Each On/Off frame needs to define the used Blink & PWM dataset.

Figure 32: RAM Configuration

RAM Configuration	Blink & PWM Set	On/Off Frame	On/Off Frame with Dot Correction
1	0	350	340
2	1,0	290	280
3	2,1,0	230	220
4	30	170	160
5	40	110	100
6	50	50	40

It is necessary to define the RAM configuration before data can be written to the frame datasets. The RAM configuration is defined in the AS1130 config register (see Figure 45) via bit 2:0 and bit 4 for Dot Correction.

Note(s): After a first write of data to the frames, the configuration is locked in the AS1130 config register and can be changed only after a reset of the device. A change of the RAM configuration requires to re-write the frame datasets.

Page 24

Document Feedback


[v2-01] 2016-Oct-12



12x11 LED Matrix

The AS1130 is configured to control one big LED matrix.

Figure 33: AS1130 - Dot Matrix Structure



In Figure 34 it is described which databit represents which LED in the matrix. Per default all databits are '0', meaning no LED is on. A '1' puts the LED on.


Each Current Segment of the LED Matrix consists of 11 LEDs, therefore 2 bytes of data are required for one Current Segment. CS0 is defined by the two bytes with address 0x00 and 0x01 and also includes the address of the used Blink & PWM dataset for this frame.

ams Datasheet [v2-01] 2016-Oct-12



LED 08 19 19 LED 28 LED 38 LED 40 LED 48 S ED LED 18 LED 20 LED 30 **D**0 LED 01 LED 99 LED 11 LED 19 LED 21 LED 29 LED 31 LED 39 LED 41 LED 49 5 LED 02 LED 0A LED 12 LED 1A LED 22 LED 2A LED 32 LED 3A LED 42 LED 4A **D**2 LED 03 LED 13 LED 23 LED 33 LED 43 **D**3 \times \times \times \times × Data LED 14 LED 24 LED 34 <u>日</u> 4 ED 42 **D4** \times \times \times \times \times PWM [0] LED 05 LED 15 LED 25 LED 35 LED 45 **D**2 \times \times \times \times PWM [1] LED 06 LED 16 LED 46 LED 26 LED 36 **9**0 × \times × \times PWM [2] LED 07 LED 17 LED 27 LED 37 LED 47 **D**4 × \times × \times A0 0 _ 0 0 0 0 _ A 0 0 0 0 0 0 **A**2 0 0 0 0 0 0 **A**3 0 0 0 0 0 0 0 0 Address **A**4 0 0 0 0 0 0 0 0 0 0 **A5** 0 0 0 0 0 0 0 0 0 0 9e 0 0 0 0 0 0 0 0 0 0 A7 0 0 0 0 0 0 0 0 0 0 0x04 90x0 0x08 HEX 00X0 0x0 0x02 0x03 0x05 0x07 60x0 Segment 0 7 \sim 4







				∢	Address								Data	ta			
- membec	HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	10	D0
Ω.	0x16	0	0	0	-	0	1	1	0	LED B7	LED B6	LED B5	LED B4	LED B3	LED B2	LED B1	LED B0
2	0x17	0	0	0	1	0	1	1	1	×	×	×	×	×	LED	LED B9	LED B8


The Blink & PWM sets contain blink on/off and the digital PWM information for each LED in the matrix. The number of PWM datasets is flexible according to the defined RAM configuration (see Figure 32). In the blink register (see Figure 35) every single LED can be set to blink. The blink period is set in the display option register (see Display Option Register Format).

Figure 35: LEDs Blink Frame Register Format

	D0	LED 00	LED 08	LED 10	LED 18
	D1	LED 01	LED 09	LED 11	LED 19
	D2	LED 02	LED 0A	LED 12	LED 1A
ıta	D3	LED 03	×	LED 13	×
Data	D4	LED 04	×	LED 14	×
	D5	LED 05	×	LED 15	×
	D6	DED 06	×	LED 16	×
	D7	LED 07	×	LED 17	×
	A0	0	l	0	1
	A1	0	0	1	1
	A2	0	0	0	0
	A3	0	0	0	0
Address	A 4	0	0	0	0
¥	A5	0	0	0	0
	98	0	0	0	0
	A7	0	0	0	0
	нех	00×0	0x01	0×02	0×03
Segment		C)	,-	-

ams Datasheet [v2-01] 2016-Oct-12







	D0	LED 80	LED 88	LED 90	LED 98	LED A0	LED A8	LED B0	LED B8
	D1	LED 81	LED 89	LED 91	LED 99	LED A1	LED A9	LED B1	LED B9
	D2	LED 82	LED 8A	LED 92	LED 9A	LED A2	LED	LED B2	LED BA
ıta	D3	LED 83	×	LED 93	×	LED A3	×	LED B3	×
Data	D4	LED 84	×	LED 94	×	LED A4	×	LED B4	×
	D5	LED 85	×	LED 95	×	LED A5	×	LED B5	×
	90	S86	X	DED 96	×	LED A6	×	LED B6	×
	2 0	LED 87	X	LED 97	×	LED A7	×	LED B7	×
	0V	0	l	0	1	0	1	0	1
	A1	0	0	1	1	0	0	l	1
	A2	0	0	0	0	1	1	l	1
	A 3	0	0	0	0	0	0	0	0
Address	4 4	1	1	1	1	1	1	1	-
A	9	0	0	0	0	0	0	0	0
	98	0	0	0	0	0	0	0	0
	A7	0	0	0	0	0	0	0	0
	НЕХ	0x10	0x11	0x12	0x13	0x14	0x15	0x16	0x17
Section 1		α))	σ	`	٥	ζ	α	2

In the PWM register (see Figure 36) the brightness of every single LED can be set via a 8bit PWM (255 steps).

amsDatasheet [v2-01] 2016-Oct-12



Figure 36: LEDs PWM Register Format

					Add	dres	S							Da	ata				
Segment		HE X	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
	LED00	0x18	0	0	0	1	1	0	0	0									
	LED01	0x19	0	0	0	1	1	0	0	1									
	LED02	0x1A	0	0	0	1	1	0	1	0									
	LED03	0x1B	0	0	0	1	1	0	1	1	-								
	LED04	0x1C	0	0	0	1	1	1	0	0									
0	LED05	0x1D	0	0	0	1	1	1	0	1	25	5 ste	ps fo		ensity ED	eacl	n sing	gle	
	LED06	0x1E	0	0	0	1	1	1	1	0									
	LED07	0x1F	0	0	0	1	1	1	1	1									
	LED08	0x20	0	0	1	0	0	0	0	0									
	LED09	0x21	0	0	1	0	0	0	0	1	-								
	LED0A	0x22	0	0	1	0	0	0	1	0	-								
	LED10	0x23	0	0	1	0	0	0	1	1									
	LED11	0x24	0	0	1	0	0	1	0	0									
	LED12	0x25	0	0	1	0	0	1	0	1									
	LED13	0x26	0	0	1	0	0	1	1	0									
	LED14	0x27	0	0	1	0	0	1	1	1									
1	LED15	0x28	0	0	1	0	1	0	0	0	25	5 ste	ps fo		ensity ED	eacl	n sing	gle	
	LED16	0x29	0	0	1	0	1	0	0	1									
	LED17	0x2A	0	0	1	0	1	0	1	0									
	LED18	0x2B	0	0	1	0	1	0	1	1									
	LED19	0x2C	0	0	1	0	1	1	0	0									
	LED1A	0x2D	0	0	1	0	1	1	0	1									

Downloaded from Arrow.com.



					Ado	dres	S							Da	ata				
Segment		HE X	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	D D D D D D D D D D D D D D D D D D D								
	LED20	0x2E	0	0	1	0	1	1	1	0									
	LED21	0x2F	0	0	1	0	1	1	1	1									
	LED22	0x30	0	0	1	1	0	0	0	0									
	LED23	0x31	0	0	1	1	0	0	0	1									
	LED24	0x32	0	0	1	1	0	0	1	0									
2	LED25	0x33	0	0	1	1	0	0	1	1	255 steps for intensity each single LED							gle	
	LED26	0x34	0	0	1	1	0	1	0	0									
	LED27	0x35	0	0	1	1	0	1	0	1									
	LED28	0x36	0	0	1	1	0	1	1	0									
	LED29	0x37	0	0	1	1	0	1	1	1									
	LED2A	0x38	0	0	1	1	1	0	0	0									
	LED30	0x39	0	0	1	1	1	0	0	1									
	LED31	0x3A	0	0	1	1	1	0	1	0									
	LED32	0x3B	0	0	1	1	1	0	1	1									
	LED33	0x3C	0	0	1	1	1	1	0	0									
	LED34	0x3D	0	0	1	1	1	1	0	1									
3	LED35	0x3E	0	0	1	1	1	1	1	0	25	5 ste	ps fo		ensity ED	each each	n sing	gle	
	LED36	0x3F	0	0	1	1	1	1	1	1									
	LED37	0x40	0	1	0	0	0	0	0	0									
	LED38	0x41	0	1	0	0	0	0	0	1	_								
	LED39	0x42	0	1	0	0	0	0	1	0									
	LED3A	0x43	0	1	0	0	0	0	1	1									

Page 32ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



					Add	dres	S							Da	ata														
Segment		HE X	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0											
	LED40	0x44	0	1	0	0	0	1	0	0																			
	LED41	0x45	0	1	0	0	0	1	0	1																			
	LED42	0x46	0	1	0	0	0	1	1	0	- -																		
	LED43	0x47	0	1	0	0	0	1	1	1																			
	LED44	0x48	0	1	0	0	1	0	0	0																			
4	LED45	0x49	0	1	0	0	1	0	0	1	25	5 ste	ps fo		ensity ED	each	n sing	gle											
	LED46	0x4A	0	1	0	0	1	0	1	0																			
	LED47	0x4B	0	1	0	0	1	0	1	1																			
	LED48	0x4C	0	1	0	0	1	1	0	0																			
	LED49	0x4D	0	1	0	0	1	1	0	1																			
	LED4A	0x4E	0	1	0	0	1	1	1	0	-																		
	LED50	0x4F	0	1	0	0	1	1	1	1																			
	LED51	0x50	0	1	0	1	0	0	0	0																			
	LED52	0x51	0	1	0	1	0	0	0	1																			
	LED53	0x52	0	1	0	1	0	0	1	0																			
	LED54	0x53	0	1	0	1	0	0	1	1																			
5	LED55	0x54	0	1	0	1	0	1	0	0	25	5 ste	ps fo		ensity ED	each	n sing	gle											
	LED56	0x55	0	1	0	1	0	1	0	1																			
	LED57	0x56	0	1	0	1	0	1	1	0																			
	LED58	0x57	0	1	0	1	0	1	1	1																			
	LED59	0x58	0	1	0	1	1	0	0	0																			
	LED5A	0x59	0	1	0	1	1	0	0	1																			



					Ado	dres	S							Da	ata				
Segment		HE X	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	D 7	D 2	D 1	D 0					
	LEDA0	0x86	1	0	0	0	0	1	1	0									
	LEDA1	0x87	1	0	0	0	0	1	1	1	-								
	LEDA2	0x88	1	0	0	0	1	0	0	0	255 steps for intensity each single LED								
	LEDA3	0x89	1	0	0	0	1	0	0	1									
	LEDA4	0x8A	1	0	0	0	1	0	1	0									
А	LEDA5	0x8B	1	0	0	0	1	0	1	1								gle	
	LEDA6	0x8C	1	0	0	0	1	1	0	0									
	LEDA7	0x8D	1	0	0	0	1	1	0	1									
	LEDA8	0x8E	1	0	0	0	1	1	1	0									
	LEDA9	0x8F	1	0	0	0	1	1	1	1									
	LEDA0	0x90	1	0	0	1	0	0	0	0									
	LEDB0	0x91	1	0	0	1	0	0	0	1									
	LEDB1	0x92	1	0	0	1	0	0	1	0									
	LEDB2	0x93	1	0	0	1	0	0	1	1									
	LEDB3	0x94	1	0	0	1	0	1	0	0									
	LEDB4	0x95	1	0	0	1	0	1	0	1									
В	LEDB5	0x96	1	0	0	1	0	1	1	0	25	5 ste	ps fo		ensity ED	eacl	n sing	gle	
	LEDB6	0x97	1	0	0	1	0	1	1	1									
	LEDB7	0x98	1	0	0	1	1	0	0	0									
	LEDB8	0x99	1	0	0	1	1	0	0	1	_								
	LEDB9	0x9A	1	0	0	1	1	0	1	0									
	LEDBA	0x9B	1	0	0	1	1	0	1	1									

Page 34ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



Dot Correction Register

The AS1130 offers a feature to define a correction factor for the analog current for every segment. This correction factor is called Dot Correction and is defined in the Dot Correction register (see Figure 37). The Dot Correction Register is selected via data 128 on addr 253.

Figure 37:
Dot Correction Register Format

				Ad	dress	,			Data								
Segment	HEX	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	D D D D D D D 7 6 5 4 3 2 1							D 0
0	0x00	0	0	0	0	0	0	0	0			8 bi	t Dot (Correc	tion		
1	0x01	0	0	0	0	0	0	0	1			8 bit	t Dot (Correc	tion		
2	0x02	0	0	0	0	0	0	1	0			8 bi	t Dot (Correc	tion		
3	0x03	0	0	0	0	0	0	1	1			8 bi	t Dot (Correc	tion		
4	0x04	0	0	0	0	0	1	0	0			8 bi	t Dot (Correc	tion		
5	0x05	0	0	0	0	0	1	0	1			8 bi	t Dot (Correc	tion		
6	0x06	0	0	0	0	0	1	1	0			8 bi	t Dot (Correc	tion		
7	0x07	0	0	0	0	0	1	1	1			8 bi	t Dot (Correc	tion		
8	0x08	0	0	0	0	1	0	0	0	8 bit Dot Correction							
9	0x09	0	0	0	0	1	0	0	1	8 bit Dot Correction							
А	0x0A	0	0	0	0	1	0	1	0	8 bit Dot Correction							
В	0x0B	0	0	0	0	1	0	1	1	8 bit Dot Correction							



Control-Registers

The AS1130 device contains 14 control registers which are listed in Figure 38. All registers are selected using a 8-bit address word, and communication is done via the serial interface. Select the Control Register via the Register Selection (see Figure 31).

The Control Register is selected via data 192 on addr 253.

Figure 38: Control Register Address Map

Register Name	HEX			Reg	ister	Addr	ess			Register Data
Register Name	IILA	A 7	A6	A5	A 4	А3	A2	A1	A0	D7:D0
Picture	0x00	0	0	0	0	0	0	0	0	See Figure 39
Movie	0x01	0	0	0	0	0	0	0	1	See Figure 40
Movie Mode	0x02	0	0	0	0	0	0	1	0	See Figure 41
Frame Time / Scroll	0x03	0	0	0	0	0	0	1	1	See Figure 42
Display Option	0x04	0	0	0	0	0	1	0	0	See Figure 43
Current Source	0x05	0	0	0	0	0	1	0	1	See Figure 44
AS1130 Config	0x06	0	0	0	0	0	1	1	0	See Figure 45
Interrupt Mask	0x07	0	0	0	0	0	1	1	1	See Figure 46
Interrupt Frame Definition	0x08	0	0	0	0	1	0	0	0	See Figure 47
Shutdown & Open/Short	0x09	0	0	0	0	1	0	0	1	See Figure 48
I ² C Interface Monitoring	0x0A	0	0	0	0	1	0	1	0	See Figure 49
CLK Synchronization	0x0B	0	0	0	0	1	0	1	1	See Figure 50
Interrupt Status	0x0E	0	0	0	0	1	1	0	0	See Figure 51
AS1130 Status	0x0F	0	0	0	0	1	1	0	1	See Figure 52
	0x20	0	0	1	0	0	0	0	0	
Open LED			•							See Figure 53
	0x37	0	0	1	1	0	1	1	1	

Page 36ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



Picture Register (0x00)

In this register it must be set if a picture is to display on the LED matrix or not. Also the address of the picture which should be displayed must be set within this register. The default setting of this register is 0x00.

Figure 39: Picture Register Format

		(0x00 Picture I	Register
Bit	Bit Name	Default	Access	Bit Description
7	blink_pic	0	R/W	All LEDs in blink mode during display picture 0: No blink 1: All LEDs blink
6	display_pic	0	R/W	Display picture 0: No picture 1: Display picture
5:0	pic_addr	000000	R/W	Address of picture 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5

Note(s):

1. The display_pic bit (bit 6 in Picture Register) has lower priority than the display_movie bit (bit 6 in Movie Register).



Movie Register (0x01)

In this register it must be set if a movie is to display on the LED matrix or not. Also the address of the first frame in the movie needs be set within this register. The default setting of this register is 0x00.

Figure 40: Movie Register Format

	0x01 Movie Register					
Bit	Bit Name	Default	Access	Bit Description		
7	blink_movie	0	R/W	All LEDs in blink mode during play movie 0: No blink 1: All LEDs blink		
6	display_movie	0	R/W	0: No movie 1: Start movie		
5:0	movie_addr	000000	R/W	Address of first frame in movie 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5		

Note(s):

1. The display_movie bit (bit 6 in Movie Register) has higher priority than the display_pic bit (bit 6 in Picture Register).

Page 38ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



Movie Mode Register (0x02)

Within this register two movie play options can be set. Per default this register is set to 0x00.

- In scroll mode a movie can stop with the last frame of the movie or scroll endless
- The number of frames to play in a movie

Figure 41: Movie Mode Register Format

	0x02 Movie Mode Register					
Bit	Bit Name	Default	Access	Bit Description		
7	blink_en	0	R/W	LED blink option ⁽¹⁾ 0: Enabled 1: Disabled		
6	end_last	0	R/W	Defines at which frame a movie stops in scroll mode 0: Movie ends with 1st frame 1: Movie ends with last frame		
5:0	movie_frames	000000	R/W	Number of frames played in a movie, starting at movie_addr defined in Movie Register 000001: Play 2 Frames 000010: Play 3 Frames 000100: Play 5 Frames 000101: Play 6 Frames		

Note(s):

1. Disable blink option overrides any blink definition in PWM data definition or global blink definition in picture register & movie register bit 7.

ams Datasheet Page 39
[v2-01] 2016-Oct-12 Document Feedback



Frame Time/Scroll Register (0x03)

Every single frame in a movie is displayed for a certain time before the next frame is displayed. This time can be set within this register with 4 bits. The stated values in Figure 42 are typical values.

Also the scroll options are set within this register. Per default this register is set to 0x00.

Figure 42: Frame Time/Scroll Register Format

	0x03 Frame Time/Scroll Register					
Bit	Bit Name	Default	Access	Bit Description		
7	frame_fad	0	R/W	Fade frame option (not available in 5 LED block configuration) 0: No fading 1: Fading of a frame		
6	scroll_dir	0	R/W	Scroll Direction 0: Scroll to right 1: Scroll to left		
5	block_size	0	R/W	Define block size for scrolling 0: Scroll in full matrix 1: Scroll in 5 LED blocks (current sources split in 2 sections, see Scroll Function)		
4	Enable Scrolling	0	R/W	Scroll digits at play movie 0: No scrolling 1: Scrolling digits at play movie		
3:0	frame_delay	0000	R/W	Delay between frame change in a movie 0000: Play frame only one time 0001: 32.5ms 0010: 65ms 0011: 97.5ms 0100: 130ms 0101: 162.5ms 0110: 195ms 0111: 227.5ms 1000: 260ms 1001: 325ms 1010: 325ms 1011: 357.5ms 1100: 390ms 1101: 422.5ms 1110: 455ms 1111: 487.5ms		

Page 40ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



Display Option Register (0x04)

In this register the number of loops in a movie are defined. With the scan-limit it can be controlled how many digits are displayed in each matrix. When all 12 digits in the matrix are displayed, the display scan rate is 430Hz (typ.). If the number of digits to display is reduced, the update frequency is increased. Per default this register is set to 0x20.

Figure 43:
Display Option Register Format

	0x04 Display Option Register					
Bit	Bit Name	Default	Access	Bit Description		
7:5	loops	001	R/W	Number of loops played in one movie 000: Not valid 001: 1 loop 010: 2 loops 011: 3 loops 100: 4 loops 101: 5 loops 111: play movie endless (needs to be reset to 0-6 to stop movie); for scroll endless set bit end_last = '0'		
4	blink_freq	0	R/W	Blink period 0: 1.5s 1: 3s		
3:0	scan_limit	0000	R/W	Number of displayed segments in one frame (scan-limit) 0000: CS0 0001: CS0 to CS1 0010: CS0 to CS2 0011: CS0 to CS3 0100: CS0 to CS4 0101: CS0 to CS5 0110: CS0 to CS6 0111: CS0 to CS7 1000: CS0 to CS8 1001: CS0 to CS9 1010: CS0 to CS10 1011: CS0 to CS11		

Note(s):

1. To stop a movie in *play endless* mode, bits D7:D5 have to be set to a value between 000 to 110.

ams Datasheet Page 41
[v2-01] 2016-Oct-12 Document Feedback



Current Source Register (0x05)

Within this registers the current for every single LED can be set from 0mA to 30mA in 255 steps (8 bits). Per default this register is set to 0x00.

Figure 44: Current Source Register Format

	0x05 Current Source Register						
Bit	Bit Name	Default	Access	Bit Description			
7:0	current	00000000	R/W	00000000: 0mA 1111111: 30mA			

AS1130 Config Register (0x06)

Per default this register is set to 0x00.

Figure 45: AS1130 Config Register Format

	0x06 AS1130 Config Register					
Bit	Bit Name	Default	Access	Bit Description		
7	low_vdd_rst	0	R/W	O: At the end of a movie or a display picture the "low_VDD" flag is not changed 1: At the end of a movie or a display picture, the "low_VDD" flag is set to "0"		
6	low_vdd_stat	0	R/W	This bit indicates the supply status O: If low_VDD is detected, the Interrupt Status Register will be updated accordingly and pin IRQ is triggered. 1: The low_VDD bit is directly mapped to the pin IRQ. This can be used to control an external DC/DC Converter or Charge Pump. In this case pin IRQ cannot be used for interrupt functionality, the Interrupt Status Register will be updated accordingly.		
5	led_error_ correction	0	R/W	This bit defines the LED open handling 0: Open LEDs which are detected at LED open test, are NOT disabled 1: Open LEDs which are detected at LED open test, are disabled		
4	dot_corr	0	R/W	Analog current DotCorrection ⁽¹⁾ 0: Disabled 1: Enabled		

Page 42ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



	0x06 AS1130 Config Register					
Bit	Bit Name	Default	Access	Bit Description		
3	common_addr	0	R/W	I ² C Common Address 0: Disabled 1: Enabled (all AS1130 are reacting on the same address "0111111")		
2:0	mem_conf	000	R/W	Define Memory Configuration ⁽¹⁾ (see RAM Configuration) 000: Invalid Configuration (default value) 001: RAM Configuration 1 010: RAM Configuration 2 011: RAM Configuration 3 100: RAM Configuration 4 101: RAM Configuration 5 110: RAM Configuration 6		

Note(s):

Interrupt Mask Register (0x07)

Per default this register is set to 0x20.

Figure 46: Interrupt Mask Register Format

	0x07 Interrupt Mask Register					
Bit	Bit Name	Default	Access	Bit Description		
7	selected_pic	0	R/W	IRQ pin triggers if defined frame is displayed (see Interrupt Frame Definition Register (0x08)) 0: Disabled 1: Enabled		
6	watchdog	0	R/W	IRQ pin triggers if the I ² C watchdog triggers 0: Disabled 1: Enabled		
5	por	1	R/W	IRQ pin triggers if POR is active 0: Disabled 1: Enabled		
4	overtemp	0	R/W	IRQ pin triggers if the overtemperature limit is reached 0: Disabled 1: Enabled		
3	low_vdd	0	R/W	IRQ pin triggers if V _{DD} is too low for used LEDs (low_VDD flag) 0: Disabled 1: Enabled		

ams Datasheet Page 43
[v2-01] 2016-Oct-12 Document Feedback

^{1.} This configuration is locked after the first write access to ON/OFF, PWM od DotCorrection data section. Unlock can be performed only by a reset of the device.



	0x07 Interrupt Mask Register						
Bit	Bit Name	Default	Access	Bit Description			
2	open_err	0	R/W	IRQ pin triggers if an error on the open test occurs 0: Disabled 1: Enabled			
1	short_err	0	R/W	IRQ pin triggers if an error on the short test occurs 0: Disabled 1: Enabled			
0	movie_fin	0	R/W	IRQ pin triggers if a movie is finished 0: Disabled 1: Enabled			

Interrupt Frame Definition Register (0x08)

Per default this register is set to 0x3F.

Figure 47: Interrupt Frame Definition Register Format

	0x08 Interrupt Frame Definition Register					
Bit	Bit Name	Default	Access	Bit Description		
7:6	-	00	n/a			
5:0	last_frame	111111	R/W	After this frame is displayed the last time (depending on the number of loops played in a movie) an interrupt will be triggered. 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5		

Page 44

Document Feedback

[v2-01] 2016-Oct-12



Shutdown & Open/Short Register (0x09)

Per default this register is set to 0x02.

Figure 48: Shutdown & Open/Short Register Format

	0x09 Shutdown & Open/Short Register					
Bit	Bit Name	Default	Access	Bit Description		
7:5	-	000	n/a			
4	test_all	0	R/W	The LED open/short test is performed on all LED locations 0: Disabled (unassembled or disabled LEDs will be detected as open) 1: Enabled (unassembled LEDs will be detected as open)		
3	auto_test	0	R/W	The automatic LED open/short test is started when bit display_pic (0x00) or bit display_movie (0x01) is set to "1" 0: Disabled 1: Enabled		
2	manual_test	0	R/W	The manual LED open/short test is started after the update of Reg0x09 0: Disabled 1: Enabled		
1	init	1	R/W	O: Initialise control logic (internal state machine is reset again) 1: Normal operation		
0	shdn	0	R/W	O: Device is in shutdown mode (outputs are turned off, internal state machine stops) 1: Normal operation		

The scan limit (0x04) defines also the number of segments for the open/short detection.

ams Datasheet Page 45
[v2-01] 2016-Oct-12 Document Feedback



I²C Interface Monitoring Register (0x0A)

This register is used to monitor the activity on the I²C bus. If a deadlock situation occurs (e.g. the bus SDA pin is pulled to low and no communication is possible) the chip will reset the I²C interface and the master is able to start the communication again.

The time window for the reset of the interface of the AS1130 can be set via 7 bits from 256 μ s to 33ms. The default setting of this register is 0xFF.

Figure 49: I²C Interface Monitoring Register Format

	0x0A I ² C Interface Monitoring Register					
Bit	Bit Name	Default	Access	Bit Description		
7	-	1	n/a			
6:1	Timeout window	11111	R/W	Definition of the Timeout window (0 to 127 => 1 to 128 x 256μs) 0000000: 256μs 1111111: 32.7ms		
0	i2c_monitor	1	R/W	0: I ² C monitoring off 1: I ² C monitoring on		

CLK Synchronization Register (0x0B)

The default setting of this register is 0x00.

Figure 50: CLK Synchronization Register Format

		0x0B C	LK Synchr	onization Register
Bit	Bit Name	Default	Access	Bit Description
7:4	-	0000	n/a	
3:2	clk_out	00	R/W	Adjustable clock out frequency 00: 1MHz 01: 500kHz 10: 125kHz 11: 32kHz
1	sync_out	0	R/W	The internal oscillator is used as system-clk. The selected clk frequency is available on pin D4 for synchronization. (Output) ⁽¹⁾ 0: Disabled 1: Enabled

Page 46ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



		0x0B C	LK Synchro	onization Register
Bit	Bit Name	Default	Access	Bit Description
0	sync_in	0	R/W	The internal oscillator is disabled. Pin D4 is used as clk input for system-clk. (1) 0: disabled 1: enabled

Note(s):

1. CLK synchronization is done via the SYNC pin. Only one option can be activated (Input or Output).

Interrupt Status Register (0x0E)

This is a read only register. Within this register the cause of an interrupt can be read out. After power up or a reset the default setting of this register is 0x20. A read out command will set this register to default and the IRQ pin will be released again.

Figure 51: Interrupt Status Register Format

	0x0E Interrupt Status Register								
Bit	Bit Name	Default	Access	Bit Description					
7	frame_int	0	R	0: No interrupt 1: Defined Frame is displayed (see Interrupt Frame Definition Register (0x08))					
6	i2c_int	0	R	0: No interrupt 1: I ² C watchdog reports a deadlock on the interface					
5	por_int	1	R	0: No interrupt 1: POR was triggered					
4	overtemp_int	0	R	0: No interrupt 1: Overtemperature limit is reached					
3	low_vdd_int	0	R	0: No interrupt 1: V _{DD} is too low to drive requested current through the LEDs					
2	open_int	0	R	0: No interrupt 1: Error on open test					
1	short_int	0	R	0: No interrupt 1: Error on short test					
0	movie_int	0	R	0: No interrupt 1: Play movie is finished					

ams Datasheet Page 47
[v2-01] 2016-Oct-12 Document Feedback



AS1130 Status Register (0x0F)

This is a read only register. From this register the actual status of the AS1130 can be read out. The default setting of this register is 0x00.

Figure 52: AS1130 Status Register Format

	0x0F AS1130 Status Register						
Bit	Bit Name	Default	Access	Bit Description			
7:2	frame_on	000000	R	Actual displayed frame 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5			
1	movie_on	0	R	0: No movie 1: Movie playing			
0	test_on	0	R	0: No test is running 1: Open/short test ongoing			

Page 48ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



AS1130 Open LED Register (0x20 to 0x37)

This is a read only register. From this register the LED's which failed with an open error can be read out. A '1' indicates LED okay, a '0' stands for LED open. If a LED, which is physically not connected to the device is tested, the Open LED test will return a '0'.


Open LED Register Format Figure 53:

	D0	O P	LED 08	LED 10	LED 18	LED 20	LED 28	LED 30	LED 38
	10	LED 01	LED 09	LED 11	LED 19	LED 21	LED 29	LED 31	LED 39
	D2	LED 02	LED 0A	LED 12	LED 1A	LED 22	LED 2A	LED 32	LED 3A
ıta	D3	LED 03	0	LED 13	0	LED 23	0	LED 33	0
Data	D4	LED 04	0	LED 14	0	LED 24	0	LED 34	0
	D5	LED 05	0	LED 15	0	LED 25	0	LED 35	0
	90	LED 06	0	LED 16	0	LED 26	0	LED 36	0
	D7	LED 07	0	LED 17	0	LED 27	0	LED 37	0
	A0	0	1	0	1	0	1	0	1
	A1	0	0	1	1	0	0	1	1
	A2	0	0	0	0	1	1	1	1
	A3	0	0	0	0	0	0	0	0
Address	A4	0	0	0	0	0	0	0	0
A	A5	1	1	1	1	1	1	1	1
	A6	0	0	0	0	0	0	0	0
	A7	0	0	0	0	0	0	0	0
	НЕХ	0x20	0x21	0x22	0x23	0x24	0x25	0x26	0x27
+008		c	>	-		۲	N	M	n

Page 49

Document Feedback









Compart				V	Address								Data	ta			
	HEX	A7	9V	A5	A 4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
۷	0x34	0	0	-	<u></u>	0	1	0	0	LED A7	LED A6	LED A5	LED A4	LED A3	LED A2	LED A1	LED A0
Ξ-	9E×0	0	0	1	1	0	1	0	1	0	0	0	0	0	LED	LED A9	LED A8
α	0x36	0	0	1	-	0	1	1	0	LED B7	LED B6	LED B5	LED B4	LED B3	LED B2	LED B1	LED B0
	0x37	0	0	1	1	0	1	1	1	0	0	0	0	0	LED BA	LED B9	LED B8

AS1130 - Register Description




Typical Application

Scroll Function

The AS1130 offers a feature for scrolling a picture through the matrix without the need of communication via a μ P. The scrolling can be done in the whole matrix (12x11) or optimized for a ticker in a 5x24 matrix (see Figure 54).

Figure 54: LED Configuration for 5LED Block Scroll Function



In the movie display mode the frame is shown in the matrix at once. On the contrary in the scroll function the frame is shifted through the matrix segment after segment (CS0 to CS1 to CS2 to CS3...).

Page 52

Document Feedback

[v2-01] 2016-Oct-12



Figure 55: Scrolling





Figure 56: Ticker Application with 5x96 LED Matrix





LED Current Calculation

The current through a LED in the matrix is set via three registers (Current Source Register, Dot Correction and PWM). The resulting current through the single LED can be calculated as shown in the following.

First it is necessary to calculate the time how long one LED will be ON.

(EQ1)
$$t_{LEDon} = \frac{PWM}{f_{OSC}}$$

Where:

t_{LEDon}: Time where the LED is ON

PWM:. Value set in the register (0 - 256), see Figure 36

 $f_{\mbox{OSC}}$: Frequency set in the CLK Synchronization Register, see Figure 50.

The refresh rate is defined by the scan-limit and f_{OSC}.

(EQ2)
$$t_{REFRESH} = \frac{(scanlimit + 1) \times 256}{f_{OSC}}$$

Where:

t_{REFRESH}: Time needed to refresh the matrix scan-limit. is set via the Display Option Register (0 - 11), see Figure 43

f_{OSC}: frequency set in the CLK Synchronization Register, see Figure 50

With the LED on-time and the refresh rate an average LED ON factor can be calculated.

(EQ3)
$$LEDon_{avg} = \frac{t_{LEDon}}{t_{REFRESH}} = \frac{PWM}{(scanlimit + 1) \times 256}$$

The resulting current is then the Segment Current (set in the Current Source Register) times the average LED ON factor.

(EQ4)
$$I_{LEDavg} = I_{SEG} \times LEDon_{avg} = I_{SEG} \times \frac{PWM}{(scanlimit + 1) \times 256}$$

Where:

I_{SEG}: Segment Current set via register Figure 44

Example:

Assume that following conditions are set in the registers: PWM = 256, scan-limit = 5 (half filled matrix, 66 LEDs), $I_{SEG} = 30 \text{mA}$

(EQ5)
$$I_{LEDavg} = 30 \text{mA} \times \frac{256}{(5+1) \times 256} = 5 \text{mA}$$

Page 54


Document Feedback

[v2-01] 2016-Oct-12



Package Drawings & Markings

Figure 57: 20-Pin WL-CSP Package




Note(s):

- 1. Pin1= A1
- 2. ccc coplanarity
- 3. All dimensions are in $\mu \text{m}.$

ams Datasheet [v2-01] 2016-Oct-12



Figure 58: 28-Pin SSOP Package




Note(s):

- 1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters, angles in degrees.
- 3. N is the total number of terminals.

Page 56 ams Datasheet **Document Feedback** [v2-01] 2016-Oct-12



Figure 59: 28-Pin TSSOP Package



Note(s):

- 1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters, angles in degrees.
- 3. N is the total number of terminals.

ams Datasheet Page 57
[v2-01] 2016-Oct-12 Document Feedback



Figure 60: 20-Pin WL-CSP Marking




Figure 61: Packaging Code XXXX



Figure 62: 28-Pin SSOP Marking






Figure 63: 28-Pin TSSOP Marking



Figure 64: Packaging Code YYWWRZZ

YY	ww	R	ZZ	@
Last two digits of the manufacturing year	Manufacturing week	Plant identifier	Free choice / traceability code	Sublot identifier

ams Datasheet Page 59
[v2-01] 2016-Oct-12 Document Feedback



${\bf Ordering\&ContactInformation}$

The devices are available as the standard products shown in Figure 65.

Figure 65: Ordering Information

Ordering Code	Package	Marking	Description	Logic Levels	Address	Delivery Form
AS1130-BSST		AS1130	132-LED Cross-Plexing Driver with Scrolling Function	CMOS	0x30 - 0x37	Tape and Reel
AS1130B-BSST ⁽¹⁾	28-pin SSOP	AS1130B	132-LED Cross-Plexing Driver with Scrolling Function	Mobile	0030-0037	Tape and Reel
AS1130C-BSST ⁽¹⁾	25-piii 330i	AS1130C	132-LED Cross-Plexing Driver with Scrolling Function	CMOS	0x38 - 0x3E	Tape and Reel
AS1130D-BSST ⁽¹⁾		AS1130D	132-LED Cross-Plexing Driver with Scrolling Function	Mobile	0038-0031	Tape and Reel
AS1130-BTST		AS1130	132-LED Cross-Plexing Driver with scrolling Function	CMOS	0x30 - 0x37	Tape and Reel
AS1130B-BTST ⁽¹⁾	28-pin	AS1130B	132-LED Cross-Plexing Driver with scrolling Function	Mobile	0030-0037	Tape and Reel
AS1130C-BTST ⁽¹⁾	TSSOP	AS1130C	132-LED Cross-Plexing Driver with scrolling Function	CMOS	0x38 - 0x3E	Tape and Reel
AS1130D-BTST ⁽¹⁾		AS1130D	132-LED Cross-Plexing Driver with scrolling Function	Mobile	000-000	Tape and Reel
AS1130-BWLT		AS1130	132-LED Cross-Plexing Driver with Scrolling Function	CMOS	0x30 - 0x37	Tape and Reel
AS1130B-BWLT	20-Pin	AS1130B	132-LED Cross-Plexing Driver with Scrolling Function	Mobile	0030-0037	Tape and Reel
AS1130C-BWLT ⁽¹⁾	WL-CSP	tbd	132-LED Cross-Plexing Driver with Scrolling Function	CMOS	0x38 - 0x3E	Tape and Reel
AS1130D-BWLT ⁽¹⁾		tbd	132-LED Cross-Plexing Driver with Scrolling Function	Mobile	0030-0036	Tape and Reel

Note(s):

1. On request

Page 60ams DatasheetDocument Feedback[v2-01] 2016-Oct-12



Buy our products or get free samples online at:

www.ams.com/ICdirect

Technical Support is available at:

www.ams.com/Technical-Support

Provide feedback about this document at:

www.ams.com/Document-Feedback

For further information and requests, e-mail us at:

ams_sales@ams.com

For sales offices, distributors and representatives, please visit:

www.ams.com/contact

Headquarters

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0

Website: www.ams.com

ams Datasheet Page 61
[v2-01] 2016-Oct-12 Document Feedback



RoHS Compliant & ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Page 62 ams Datasheet

Document Feedback [v2-01] 2016-Oct-12



Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

ams Datasheet Page 63
[v2-01] 2016-Oct-12 Document Feedback



Document Status

Document Status	Product Status	Definition
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs

Page 64

Document Feedback

[v2-01] 2016-Oct-12



Revision Information

Changes from 2-00 (2016-Sep-21) to current revision 2-01 (2016-Oct-12)	Page
Updated Figure 60	58

Note(s):

- 1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- $2. \ Correction \ of \ typographical \ errors \ is \ not \ explicitly \ mentioned.$



Content Guide

1 General Description

- 1 Key Benefits & Features
- 2 Applications
- 3 Block Diagram
- 4 Pin Assignment
- 6 Absolute Maximum Ratings
- 7 Electrical Characteristics
- 10 Typical Operating Characteristics

16 Detailed Description

- 16 Cross-Plexing Theorem
- 16 I²C Interface
- 19 Command Byte
- 20 I²C Device Address Byte
- 22 Initial Power-Up
- 22 Start-Up Sequence
- 22 Shutdown Mode

23 Register Description

- 23 Register Selection
- 24 Data Definition of the Single Frames
- 25 12x11 LED Matrix
- 35 Dot Correction Register
- 36 Control-Registers
- 37 Picture Register (0x00)
- 38 Movie Register (0x01)
- 39 Movie Mode Register (0x02)
- 40 Frame Time/Scroll Register (0x03)
- 41 Display Option Register (0x04)
- 42 Current Source Register (0x05)
- 42 AS1130 Config Register (0x06)
- 43 Interrupt Mask Register (0x07)
- 44 Interrupt Frame Definition Register (0x08)
- 45 Shutdown & Open/Short Register (0x09)
- 46 I²C Interface Monitoring Register (0x0A)
- 46 CLK Synchronization Register (0x0B)
- 47 Interrupt Status Register (0x0E)
- 48 AS1130 Status Register (0x0F)
- 49 AS1130 Open LED Register (0x20 to 0x37)

52 Typical Application

- 52 Scroll Function
- 54 LED Current Calculation
- 55 Package Drawings & Markings
- 60 Ordering & Contact Information
- 62 RoHS Compliant & ams Green Statement
- 63 Copyrights & Disclaimer
- 64 Document Status
- 65 Revision Information

Page 66ams DatasheetDocument Feedback[v2-01] 2016-Oct-12