# **TABLE OF CONTENTS**

Features
Applications1
General Description
Functional Block Diagrams
Revision History
Specifications
Electrical Characteristics
Package Characteristics
Regulatory Information
Insulation and Safety Related Specifications5
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics
Recommended Operating Conditions6
REVISION HISTORY
7/15—Rev. C to Rev. D
Changes to Table 4 and Table 55
Changes to Ordering Guide
4/14—Rev. B to Rev. C
Changes to Features Section
Added Capacitive Load at Low Speeds Section
Changes to Ordering Guide
Added Automotive Products Section
Added Automotive Froducts Section
3/13—Rev. A to Rev. B
Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section
Changes to Features Section
Changes to Table 4
Changes to DIN V VDE V 0884-10
(VDE V 0884-10):2006-12 Section and Table 6 $$ 6
Reformatted Table 8
Changes to Figure 4, Table 9, and Table 10
Moved Test Conditions Section
Changes to Functional Description Section10
Changes to Captions of Figure 8 and Figure 911

Absolute Maximum Ratings	7
ESD Caution	7
Pin Configuration and Function Descriptions	8
Test Conditions	9
Applications Information	10
Functional Description	10
Startup	11
Capacitive Load at Low Speeds	11
Magnetic Field Immunity	12
Outline Dimensions	13
Ordering Guide	14
Automative Products	1.4

#### 9/11—Rev. 0 to Rev. A

Added 16-Lead SOIC	Universal
Changes to Features Section and Endnote 1	1
Changes to Table 4 and Table 5	6
Changes to Endnote 1 in Table 7	7
Changes to Functional Description Section and Figur	e 7 10
Updated Outline Dimensions	13
Changes to Ordering Guide	13

#### 4/07—Revision 0: Initial Version

## **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS**

#### **DC Specifications**

All voltages are relative to their respective grounds. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = 5$  V, and  $V_{DD2} = 5$  V, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
ADuM2250						
Input Supply Current, Side 1, 5 V	I <sub>DD1</sub>		2.8	5.0	mA	$V_{DD1} = 5 V$
Input Supply Current, Side 2, 5 V	I <sub>DD2</sub>		2.7	5.0	mA	$V_{DD2} = 5 V$
Input Supply Current, Side 1, 3.3 V	I <sub>DD1</sub>		1.9	3.0	mA	$V_{DD1} = 3.3 \text{ V}$
Input Supply Current, Side 2, 3.3 V	I <sub>DD2</sub>		1.7	3.0	mA	$V_{DD2} = 3.3 \text{ V}$
ADuM2251						
Input Supply Current, Side 1, 5 V	I <sub>DD1</sub>		2.8	6.0	mA	$V_{DD1} = 5 V$
Input Supply Current, Side 2, 5 V	I <sub>DD2</sub>		2.5	4.7	mA	$V_{DD2} = 5 V$
Input Supply Current, Side 1, 3.3 V	I <sub>DD1</sub>		1.8	3.0	mA	$V_{DD1} = 3.3 \text{ V}$
Input Supply Current, Side 2, 3.3 V	I <sub>DD2</sub>		1.6	2.8	mA	$V_{DD2} = 3.3 \text{ V}$
LEAKAGE CURRENTS	I <sub>ISDA1</sub> , I <sub>ISDA2</sub> ,		0.01	10	μΑ	$V_{SDA1} = V_{DD1}, V_{SDA2} = V_{DD2},$
CIDE 1 LOCIC LEVELC	I <sub>ISCL1</sub> , I <sub>ISCL2</sub>					$V_{SCL1} = V_{DD1}, V_{SCL2} = V_{DD2}$
SIDE 1 LOGIC LEVELS						
Logic Input Threshold <sup>1</sup>	V <sub>SDA1IL</sub> , V <sub>SCL1IL</sub>	500		700	mV	
Logic Low Output Voltage	V <sub>SDA1OL</sub> , V <sub>SCL1OL</sub>	600		900	mV	$I_{SDA1} = I_{SCL1} = 3.0 \text{ mA}$
		600		850	mV	$I_{SDA1} = I_{SCL1} = 0.5 \text{ mA}$
Input/Output Logic Low Level Difference <sup>2</sup>	$\Delta V_{SDA1}$ , $\Delta V_{SCL1}$	50			mV	
SIDE 2 LOGIC LEVELS						
Logic Low Input Voltage	V <sub>SDA2IL</sub> , V <sub>SCL2IL</sub>			$0.3\times V_{\text{DD2}}$	V	
Logic High Input Voltage	V <sub>SDA2IH</sub> , V <sub>SCL2IH</sub>	$0.7 \times V_{DD2}$			٧	
Logic Low Output Voltage	V <sub>SDA2OL</sub> , V <sub>SCL2OL</sub>			400	mV	$I_{SDA2} = I_{SCL2} = 30 \text{ mA}$

 $<sup>^{1}</sup>$  V<sub>IL</sub> < 0.5 V, V<sub>IH</sub> > 0.7 V.

 $<sup>^{2}\</sup>Delta V_{51} = V_{510L} - V_{511L}$ . This is the minimum difference between the output logic low level and the input logic low threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

#### **AC Specifications**

All voltages are relative to their respective grounds. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = 5$  V, and  $V_{DD2} = 5$  V, unless otherwise noted. See Figure 5 for a timing test diagram.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
MAXIMUM FREQUENCY		1000			kHz	
OUTPUT FALL TIME						
5 V Operation						$4.5 \text{ V} \le \text{V}_{\text{DD1}}, \text{V}_{\text{DD2}} \le 5.5 \text{ V}, \text{C}_{\text{L1}} = 40 \text{ pF},$ $R_1 = 1.6 \text{ k}\Omega, \text{C}_{\text{L2}} = 400 \text{ pF}, R_2 = 180 \Omega$
Side 1 Output (0.9 V <sub>DD1</sub> to 0.9 V)	t <sub>f1</sub>	13	26	120	ns	
Side 2 Output (0.9 $V_{DD2}$ to 0.1 $V_{DD2}$ )	t <sub>f2</sub>	32	52	120	ns	
3 V Operation						$3.0 \text{ V} \le V_{DD1}, V_{DD2} \le 3.6 \text{ V}, C_{L1} = 40 \text{ pF},$ $R_1 = 1.0 \text{ k}\Omega, C_{L2} = 400 \text{ pF}, R_2 = 120 \Omega$
Side 1 Output (0.9 V <sub>DD1</sub> to 0.9 V)	t <sub>f1</sub>	13	32	120	ns	
Side 2 Output (0.9 $V_{DD2}$ to 0.1 $V_{DD2}$ )	t <sub>f2</sub>	32	61	120	ns	
PROPAGATION DELAY						
5 V Operation						$4.5 \text{ V} \le \text{V}_{\text{DD1}}, \text{V}_{\text{DD2}} \le 5.5 \text{ V}, \text{C}_{\text{L1}} = \text{C}_{\text{L2}} = 0 \text{ pF},$ $R_1 = 1.6 \text{ k}\Omega, R_2 = 180 \Omega$
Side 1 to Side 2, Rising Edge <sup>1</sup>	t <sub>PLH12</sub>		95	130	ns	
Side 1 to Side 2, Falling Edge <sup>2</sup>	t <sub>PHL12</sub>		162	275	ns	
Side 2 to Side 1, Rising Edge <sup>3</sup>	t <sub>PLH21</sub>		31	70	ns	
Side 2 to Side 1, Falling Edge⁴	t <sub>PHL21</sub>		85	155	ns	
3 V Operation						$3.0 \text{ V} \le V_{DD1}, V_{DD2} \le 3.6 \text{ V}, C_{L1} = C_{L2} = 0 \text{ pF},$ $R_1 = 1.0 \text{ k}\Omega, R_2 = 120 \Omega$
Side 1 to Side 2, Rising Edge <sup>1</sup>	t <sub>PLH12</sub>		82	125	ns	
Side 1 to Side 2, Falling Edge <sup>2</sup>	t <sub>PHL12</sub>		196	340	ns	
Side 2 to Side 1, Rising Edge <sup>3</sup>	t <sub>PLH21</sub>		32	75	ns	
Side 2 to Side 1, Falling Edge⁴	t <sub>PHL21</sub>		110	210	ns	
PULSE WIDTH DISTORTION						
5 V Operation						$4.5 \text{ V} \le \text{V}_{DD1}, \text{V}_{DD2} \le 5.5 \text{ V}, \text{C}_{L1} = \text{C}_{L2} = 0 \text{ pF},$ $R_1 = 1.6 \text{ k}\Omega, R_2 = 180 \Omega$
Side 1 to Side 2,  t <sub>PLH12</sub> - t <sub>PHL12</sub>	$PWD_{12}$		67	145	ns	
Side 2 to Side 1, $ t_{PLH21} - t_{PHL21} $	PWD <sub>21</sub>		54	85	ns	
3 V Operation						$3.0 \text{ V} \le V_{DD1}, V_{DD2} \le 3.6 \text{ V}, C_{L1} = C_{L2} = 0 \text{ pF},$ $R_1 = 1.0 \text{ k}\Omega, R_2 = 120 \Omega$
Side 1 to Side 2,  t <sub>PLH12</sub> - t <sub>PHL12</sub>	PWD <sub>12</sub>		114	215	ns	
Side 2 to Side 1,  t <sub>PLH21</sub> - t <sub>PHL21</sub>	PWD <sub>21</sub>		77	135	ns	
COMMON-MODE TRANSIENT IMMUNITY <sup>5</sup>	CM <sub>H</sub>  ,  CM <sub>L</sub>	25	35		kV/μs	

 $<sup>^{1}</sup>$  t<sub>PLH12</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.7 V<sub>DD2</sub>.

 $<sup>^{2}</sup>$  t<sub>PHL12</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.4 V.

 $<sup>^3</sup>$  t<sub>PLH21</sub> propagation delay is measured from the Side 2 input logic threshold to an output value of 0.7 V<sub>DD1</sub>.

 $<sup>^4</sup>$  t<sub>PHL21</sub> propagation delay is measured from the Side 2 input logic threshold to an output value of 0.9 V.

 $<sup>^5</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

#### **PACKAGE CHARACTERISTICS**

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		рF	f = 1 MHz
Input Capacitance	Cı		4.0		pF	
IC Junction to Ambient Thermal Resistance	$\theta_{JA}$		45		°C/W	Thermocouple located at center of package underside

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

#### **REGULATORY INFORMATION**

The ADuM2250/ADuM2251 are approved by the organizations listed in Table 4.

Table 4.

UL	CSA	cqc	VDE
Recognized Under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Approved under CQC11-471543-2012	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>
Single Protection, 5000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms (849 V peak) maximum working voltage	Basic insulation per GB4943.1-2011, 600 V rms (848 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	Reinforced insulation, 849 V peak
	RW-16 package: reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage	RW-16 package: reinforced insulation per GB4943.1-2011, 380 V rms (537 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	
	Reinforced insulation per IEC 60601-1, 125 V rms (176 V peak) maximum working voltage		
	RI-16-2 package: reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	RI-16 package: reinforced insulation per 400 V rms (565 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	
	Reinforced insulation per IEC 60601-1, 250 V rms (353 V peak) maximum working voltage		
File E214100	File 205078	File CQC14001117251	File 2471900-4880-0001

 $<sup>^{1}</sup>$  In accordance with UL 1577, each ADuM2250/ADuM2251 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec (current leakage detection limit = 10 μA).  $^{2}$  In accordance with DIN V VDE V 0884-10 (VDE V 0884-10):2006-12, each ADuM2250/ADuM2251 is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 approval.

#### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

Table 5.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.0 min	mm	Distance measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PC board layout
Minimum External Tracking (Creepage)	L(I02)			Measured from input terminals to output terminals, shortest distance path along body
RW-16 Package		7.7 min	mm	
RI-16-2 Package		8.3 min	mm	
Minimum Internal Distance (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

#### DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 approval for an 849 V peak working voltage.

Table 6.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 450 V rms			l to ll	
For Rated Mains Voltage ≤ 600 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	849	V peak
Input to Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	$V_{PR}$	1592	V peak
Input to Output Test Voltage, Method a		$V_{PR}$		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC		1358	V peak
After Input and/or Safety Tests Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge $< 5$ pC		1018	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ sec	$V_{TR}$	6000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		Ts	150	°C
Supply Current	I <sub>DD1</sub> + I <sub>DD2</sub>	Is	555	mA
Insulation Resistance at T <sub>s</sub>	$V_{IO} = 500 \text{ V}$	$R_S$	>109	Ω

#### Thermal Derating Curve




Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

#### **RECOMMENDED OPERATING CONDITIONS**

Table 7.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	TA	-40	+105	°C
Supply Voltages <sup>1</sup>	$V_{DD1}$ , $V_{DD2}$	3.0	5.5	V
Input/Output Signal Voltage	V <sub>SDA1</sub> , V <sub>SCL1</sub> , V <sub>SDA2</sub> , V <sub>SCL2</sub>		5.5	V
Capacitive Load				
Side 1	C <sub>L1</sub>		40	рF
Side 2	$C_{L2}$		400	рF
Static Output Loading				
Side 1	I <sub>SDA1</sub> , I <sub>SCL1</sub>	0.5	3	mA
Side 2	I <sub>SDA2</sub> , I <sub>SCL2</sub>	0.5	30	mA

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective grounds.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 8.

Parameter	Rating
Storage Temperature (T <sub>ST</sub> )	−65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> )	-40°C to +105°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>	−0.5 V to +7.0 V
Input/Output Voltage	
Side 1 (V <sub>SDA1</sub> , V <sub>SCL1</sub> ) <sup>1</sup>	$-0.5  V$ to $V_{DD1} + 0.5  V$
Side 2 (V <sub>SDA2</sub> , V <sub>SCL2</sub> ) <sup>1</sup>	$-0.5  V$ to $V_{DD2} + 0.5  V$
Average Output Current per Pin <sup>2</sup>	
Side 1 (I <sub>O1</sub> )	±18 mA
Side 2 (I <sub>02</sub> )	±100 mA
Common-Mode Transients <sup>3</sup>	–100 kV/μs to +100 kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective grounds.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**




**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See Figure 3 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>3</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating may cause latch-up or permanent damage.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NC = NO CONNECT

#### NOTES

- 1. PIN 1 AND PIN 7 ARE INTERNALLY CONNECTED TO EACH OTHER, AND IT IS
- RECOMMENDED THAT BOTH PINS BE CONNECTED TO A COMMON GROUND.

  2. PIN 9 AND PIN 16 ARE INTERNALLY CONNECTED TO EACH OTHER, AND IT IS RECOMMENDED THAT BOTH PINS BE CONNECTED TO A COMMON GROUND.

Figure 4. Pin Configuration

Table 9. ADuM2250 Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 7	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1. Pin 1 and Pin 7 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
2, 4, 8, 10, 13, 15	NC	No Connect.
3	$V_{DD1}$	Supply Voltage, 3.0 V to 5.5 V.
5	SDA <sub>1</sub>	Data Input/Output, Side 1.
6	SCL <sub>1</sub>	Clock Input/Output, Side 1.
9, 16	GND <sub>2</sub>	Ground 2. Isolated ground reference for Isolator Side 2. Pin 9 and Pin 16 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
11	SCL <sub>2</sub>	Clock Input/Output, Side 2.
12	SDA <sub>2</sub>	Data Input/Output, Side 2.
14	$V_{\text{DD2}}$	Supply Voltage, 3.0 V to 5.5 V.

Table 10. ADuM2251 Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 7	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1. Pin 1 and Pin 7 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
2, 4, 8, 10, 13, 15	NC	No Connect.
3	$V_{DD1}$	Supply Voltage, 3.0 V to 5.5 V.
5	SDA <sub>1</sub>	Data Input/Output, Side 1.
6	SCL <sub>1</sub>	Clock Input, Side 1.
9, 16	GND <sub>2</sub>	Ground 2. Isolated ground reference for Isolator Side 2. Pin 9 and Pin 16 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
11	SCL <sub>2</sub>	Clock Output, Side 2.
12	SDA <sub>2</sub>	Data Input/Output, Side 2.
14	$V_{DD2}$	Supply Voltage, 3.0 V to 5.5 V.

# **TEST CONDITIONS**




Figure 5. Timing Test Diagram

# APPLICATIONS INFORMATION FUNCTIONAL DESCRIPTION

The ADuM2250/ADuM2251 interface on each side to I<sup>2</sup>C signals. Internally, the bidirectional I<sup>2</sup>C signals are split into two unidirectional channels communicating in opposite directions via dedicated *i*Coupler isolation channels. One channel of each pair (the Side 1 input of each input/output pin in Figure 6) implements a special input buffer and output driver that can differentiate between externally generated inputs and its own output signals. It transfers only externally generated input signals to the corresponding Side 2 data or clock pin.

Both the Side 1 and Side 2 I<sup>2</sup>C pins are designed to interface to an I<sup>2</sup>C bus operating in the 3.0 V to 5.5 V range. A logic low on either side causes the corresponding input/output pin across the coupler to be pulled low enough to comply with the logic low threshold requirements of other I<sup>2</sup>C devices on the bus. Bus contention and latch-up are avoided by guaranteeing that the input low threshold at SDA<sub>1</sub> or SCL<sub>1</sub> is at least 50 mV less than the output low signal at the same pin. This prevents an output logic low at Side 1 from being transmitted back to Side 2 and pulling down the I<sup>2</sup>C bus by latching the state.

Because the Side 2 logic levels/thresholds and drive capabilities comply fully with standard I<sup>2</sup>C values, multiple ADuM2250/ADuM2251 devices connected to a bus by their Side 2 pins can communicate with each other and with other I<sup>2</sup>C-compatible devices, as shown in Figure 7. Note the distinction between I<sup>2</sup>C compatibility and I<sup>2</sup>C compliance. I<sup>2</sup>C compatibility refers to situations in which the logic levels or drive capability of a component do not necessarily meet the requirements of the I<sup>2</sup>C specification but still allow the component to communicate with an I<sup>2</sup>C-compliant device. I<sup>2</sup>C compliance refers to situations in which the logic levels and drive capability of a component fully meet the requirements of the I<sup>2</sup>C specification.

Because the Side 1 pin has a modified output level/input threshold, Side 1 of the ADuM2250/ADuM2251 can communicate only with devices that are fully compliant with the  $I^2C$  standard. In other words, Side 2 of the ADuM2250/ADuM2251 is  $I^2C$ -compliant, whereas Side 1 is only  $I^2C$ -compatible.

The Side 1 input/output pins must not be connected to other I<sup>2</sup>C buffers that implement a similar scheme of dual input/output threshold detection. This latch-up prevention scheme is implemented in several popular I<sup>2</sup>C level shifting and bus extension products currently available from Analog Devices and other manufacturers. Care should be taken to review the data sheet of potential I<sup>2</sup>C bus buffering products to ensure that only one buffer on a bus segment implements a dual threshold scheme.

A bus segment is a portion of the I<sup>2</sup>C bus that is isolated from other portions of the bus by galvanic isolation, bus extenders, or level shifting buffers. Table 11 shows how multiple ADuM2250/ADuM2251 components can coexist on a bus as long as two Side 1 buffers are not connected to the same bus segment.

Table 11. ADuM2250/ADuM2251 Buffer Compatibility

	Side 1	Side 2
Side 1	No	Yes
Side 2	Yes	Yes

The output logic low levels are independent of the  $V_{\rm DD1}$  and  $V_{\rm DD2}$  voltages. The input logic low threshold at Side 1 is also independent of  $V_{\rm DD1}$ . However, the input logic low threshold at Side 2 is designed to be at 0.3  $V_{\rm DD2}$ , consistent with I²C requirements. The Side 1 and Side 2 input/output pins have opencollector outputs whose high levels are set via pull-up resistors to their respective supply voltages.




Figure 6. ADuM2250 Block Diagram

Figure 7 shows a typical application circuit, including the pull-up resistors required for both Side 1 and Side 2 buses. Bypass capacitors with values from 0.01  $\mu F$  to 0.1  $\mu F$  are required between  $V_{DD1}$  and  $GND_1$  and between  $V_{DD2}$  and  $GND_2$ . The 200  $\Omega$  resistor shown in Figure 7 is required for latch-up immunity if the ambient temperature can be between 105°C and 125°C.




Figure 7. Typical Isolated I<sup>2</sup>C Interface Using the ADuM2250

#### **STARTUP**

Both the  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supplies have an undervoltage lockout feature that prevents the signal channels from operating unless certain criteria are met. This feature prevents the possibility of input logic low signals pulling down the I<sup>2</sup>C bus inadvertently during power-up/power-down.

For the signal channels to be enabled, the following criteria must be met:

- Both supplies must be at least 2.5 V.
- At least 40 μs must elapse after both supplies exceed the internal start-up threshold of 2.0 V.

Until both criteria are met for both supplies, the ADuM2250/ADuM2251 outputs are pulled high, thereby ensuring a startup that avoids any disturbances on the bus. Figure 8 and Figure 9 illustrate the supply conditions for fast and slow input supply slew rates.




Figure 8. Start-Up Condition, Supply Slew Rate > 12.5 V/ms




Figure 9. Start-Up Condition, Supply Slew Rate < 12.5 V/ms

#### **CAPACITIVE LOAD AT LOW SPEEDS**

The ADuM2250/ADuM2251 are designed for operation at speeds up to 1 Mbps. Due to the limited current available on Side 1 operation at 1 Mbps limits the capacitance that can be driven at the minimum pull-up value to 40 pF.

Most applications operate at 100 kbps in standard mode or 400 kbps in fast mode. At these lower operating speeds, the limitation on the load capacitance can be significantly relaxed. Table 12 shows the maximum capacitance at minimum pull-up values for standard and fast operating modes. If larger values for the pull-up resistor are used, the maximum supported capacitance must be scaled down proportionately so that the rise time does not increase beyond the values required by the standard.

**Table 12. Side 1 Maximum Load Conditions** 

Mode	Maximum Capacitive Load for Side 1						
	V <sub>DD1</sub>	Data Rate (kbps)	t <sub>r</sub> (ns)	t <sub>f</sub> (ns)	R <sub>1</sub> (Ω)	C <sub>L1</sub> (pF)	
Standard	5	100	1000	187	1600	484	
Fast	5	400	300	172	1600	120	
Standard	3.3	100	1000	270	1000	771	
Fast	3.3	400	300	235	1000	188	

#### MAGNETIC FIELD IMMUNITY

The ADuM2250/ADuM2251 are extremely immune to external magnetic fields. The limitation on the magnetic field immunity of the ADuM2250/ADuM2251 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM2250/ADuM2251 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than  $1.0~\rm V$ . The decoder has a sensing threshold at approximately  $0.5~\rm V$ , thus establishing a  $0.5~\rm V$  margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2$$
;  $n = 1, 2, ..., N$ 

where:

 $\beta$  is the magnetic flux density (gauss).  $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm). N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM2250/ADuM2251 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 10.




Figure 10. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM2250/ADuM2251 transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 11, the ADuM2250/ADuM2251 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current must be placed 5 mm away from the ADuM2250/ADuM2251 to affect the operation of the component.

Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.





Figure 11. Maximum Allowable Current for Various Current-to-ADuM2250/ADuM2251 Spacings

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 12. 16-Lead Standard Small Outline Package [SOIC\_W]
Wide Body
(RW-16)
Dimensions shown in millimeters (inches)




Figure 13. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC\_IC]
Wide Body
(RI-16-2)
Dimensions shown in millimeters

#### **ORDERING GUIDE**

	Number of Inputs,	Number of Inputs,	Maximum Data Rate	Temperature		Package
Model <sup>1, 2</sup>	V <sub>DD1</sub> Side	V <sub>DD2</sub> Side	(Mbps)	Range	Package Description	Option
ADuM2250ARWZ	2	2	1	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2250ARWZ-RL	2	2	1	-40°C to +105°C	16-Lead SOIC_W, 13"Tape and Reel	RW-16
ADuM2250WARWZ	2	2	1	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM2250WARWZ-RL	2	2	1	-40°C to +125°C	16-Lead SOIC_W, 13"Tape and Reel	RW-16
ADuM2250ARIZ	2	2	1	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2250ARIZ-RL	2	2	1	-40°C to +105°C	16-Lead SOIC_IC, 13"Tape and Reel	RI-16-2
ADuM2251ARWZ	2	1	1	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2251ARWZ-RL	2	1	1	-40°C to +105°C	16-Lead SOIC_W, 13"Tape and Reel	RW-16
ADuM2251WARWZ	2	1	1	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM2251WARWZ-RL	2	1	1	-40°C to +125°C	16-Lead SOIC_W, 13"Tape and Reel	RW-16
ADuM2251ARIZ	2	1	1	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2251ARIZ-RL	2	1	1	-40°C to +105°C	16-Lead SOIC_IC, 13"Tape and Reel	RI-16-2

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

#### **AUTOMOTIVE PRODUCTS**


The ADuM2250W and ADuM2251W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive model may have specifications that differ from the commercial model; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

<sup>&</sup>lt;sup>2</sup> W = Qualified for Automotive Applications.

# **NOTES**

## **NOTES**

 $I^2 C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$ 





www.analog.com