TABLE OF CONTENTS

1
1
1
1
2
3
4
5
5
5
5

REVISION HISTORY

2/12—Rev. C to Rev. D	
Changes to Figure 8	,
Updated Outline Dimensions 14	

12/10—Rev. B to Rev. C

Changes to Fig	ure 29	
Changes to Fig	ure 30	

7/09—Rev. A to Rev. B

Added ADM1490E, 8-Lead SOIC, and 8-Lead MSOP	Universal
Changes to Table 4	5
Added Figure 7; Renumbered Figures Sequentially	6
Changes to Table 5	6
Changes to Typical Applications Section	12
Added Figure 29	12
Changes to Figure 30	13
Updated Outline Dimensions	14
Changes to Ordering Guide	15

2/09—Rev. 0 to Rev. A

Change to Table 9 1	1
12/08—Revision 0: Initial Version	

Typical Performance Characteristics	7
Test Circuits	9
Theory of Operation	10
Truth Tables	10
ESD Transient Protection Scheme	10
Applications Information	12
Differential Data	12
Cable and Data Rate	12
Typical Applications	12
Outline Dimensions	14
Ordering Guide	15

SPECIFICATIONS

 $4.75 \text{ V} \le V_{CC} \le 5.25 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{CC} = 5.0 \text{ V}$, unless otherwise noted.

Table 1.			_			
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						
Outputs Enabled	Icc1		1.2	2.0	mA	Outputs unloaded, digital inputs = V_{CC} or GND
Outputs Disabled	Icc2		0.8	1.5	mA	Outputs unloaded, digital inputs = V_{CC} or GND
DRIVER						
Differential Outputs						
Differential Output Voltage, Loaded	V _{OD2}	2.0		5.0	V	$R_L = 100 \Omega$ (RS-422), see Figure 21
		1.5		5.0	V	$R_L = 54 \Omega$ (RS-485), see Figure 21
	V _{OD3}	1.5		5.0	V	$-7 \text{ V} \le \text{V}_{\text{TEST}} \le +12 \text{ V}$, see Figure 22
$\Delta V_{\text{OD}} $ for Complementary Output States	$\Delta V_{OD2} $			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 21
Common-Mode Output Voltage	Voc			3.0	V	$R_L = 54 \Omega$ or 100 Ω, see Figure 21
$\Delta V_{OC} $ for Complementary Output States	Δ Voc			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 21
Output Leakage Current (Y, Z)	lo			100	μA	$DE = 0 V, V_{DD} = 0 V \text{ or } 5 V, V_{IN} = 12 V$
	lo	-100			μΑ	$DE = 0 V, V_{DD} = 0 V \text{ or } 5 V, V_{IN} = -7 V$
Output Short-Circuit Current	los			250	mA	-7 V < V _{OUT} < +12 V
Logic Inputs DE, RE, DI						
Input Low Voltage	VIL			0.8	v	DE, RE, DI
Input High Voltage	VIH	2.0			v	DE, RE, DI
Input Current	h	-1		+1	μΑ	DE, RE, DI
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage	VTH	-0.2		+0.2	v	$-7 V < V_{CM} < +12 V$
Input Voltage Hysteresis	V _{HYS}		30		mV	$V_{CM} = 0 V$
Input Current (A, B)	lı –			1.0	mA	$V_{CM} = 12 V$
		-0.8			mA	$V_{CM} = -7 V$
Line Input Resistance	RIN	12	30		kΩ	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$
Logic Outputs						
Output Voltage Low	Vol			0.4	v	$I_{OUT} = +4.0 \text{ mA}, V_A - V_B = -0.2 \text{ V}$
Output Voltage High	V _{OH}	4.0			v	$I_{OUT} = -4.0 \text{ mA}, V_A - V_B = +0.2 \text{ V}$
Short-Circuit Current				85	mA	
Three-State Output Leakage Current	I _{OZR}			±1	μA	$V_{CC} = 5.25 \text{ V}, 0.4 \text{ V} < V_{OUT} < 2.4 \text{ V}$

Data Sheet


TIMING SPECIFICATIONS


 $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Maximum Data Rate		16			Mbps	
Propagation Delay	tdplh, tdphl		11	17	ns	$R_L = 54~\Omega, C_L = 100~pF$, see Figure 23 and Figure 3
Driver Output Skew	tskew		0.5	2	ns	$ \begin{array}{l} R_L = 54 \; \Omega, C_L = 100 \; p\text{F}, \text{see Figure 23 and Figure 3}, \\ t_{\text{SKEW}} = \left t_{\text{DPLH}} - t_{\text{DPHL}} \right \end{array} $
Rise Time/Fall Time	t _{DR} , t _{DF}		8	15	ns	$R_L=54~\Omega,C_L=100$ pF, see Figure 23 and Figure 3
Enable Time	t _{ZH} , t _{ZL}			20	ns	$R_L = 110\Omega,C_L = 50$ pF, see Figure 24 and Figure 5
Disable Time	t _{HZ} , t _{LZ}			20	ns	$R_L = 110\Omega,C_L = 50$ pF, see Figure 24 and Figure 5
RECEIVER						
Propagation Delay	t _{PLH} , t _{PHL}		12	20	ns	$C_L = 15 \text{ pF}$, see Figure 25 and Figure 4
Skew t _{PLH} - t _{PHL}	tskew		0.4	2	ns	$C_L = 15 \text{ pF}$, see Figure 25 and Figure 4
Enable Time	t _{ZH} , t _{ZL}			13	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 26 and Figure 6
Disable Time	t _{HZ} , t _{LZ}			13	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 26 and Figure 6

Timing Diagrams








Figure 4. Receiver Propagation Delay Timing




Figure 5. Driver Enable/Disable Timing




Figure 6. Receiver Enable/Disable Timing

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 3.

1 4010 01	
Parameter	Rating
V _{cc} to GND	–0.3 V to +7 V
Digital I/O Voltage (DE, RE)	$-0.3V$ to V_{CC} + 0.3 V
Driver Input Voltage (DI)	-0.3 V to V cc $+$ 0.3 V
Receiver Output Voltage (RO)	-0.3 V to V_{CC} + 0.3 V
Driver Output/Receiver Input Voltage (A, B, Y, Z)	–9 V to +14 V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-55°C to +150°C
ESD (HBM) on A, B, Y, and Z	±8 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	Unit
8-Lead SOIC	121	°C/W
14-Lead SOIC	86	°C/W
8-Lead MSOP	133	°C/W
10-Lead MSOP	133	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Table 5. Pin Function Descriptions

V_{CC} 1

RO 2


DI 3


GND 4

Pin No.				
8-Lead SOIC, 8-Lead MSOP	14-Lead SOIC	10-Lead MSOP	Mnemonic	Description
N/A ¹	1	N/A ¹	NC	No Connect. This pin is available on the 14-lead SOIC only.
2	2	1	RO	Receiver Output.
N/A ¹	3	2	RE	Receiver Output Enable. A low level enables the receiver output, whereas a high level places the receiver output in a high impedance state.
N/A ¹	4	3	DE	Driver Output Enable. A logic high enables the differential driver outputs, A and B, whereas a logic low places the differential driver outputs in a high impedance state.
3	5	4	DI	Driver Input. When the driver is enabled, a logic low on DI forces Pin A low and Pin B high, whereas a logic high on DI forces Pin A high and Pin B low.
4	6	5	GND	Ground.
N/A ¹	7	N/A ¹	GND	Ground. This pin is available on the 14-lead SOIC only.
N/A ¹	8	N/A ¹	NC	No Connect. This pin is available on the 14-lead SOIC only.
5	9	6	Y	Noninverting Driver Output Y.
6	10	7	Z	Inverting Driver Output Z.
7	11	8	В	Inverting Receiver Input B.
8	12	9	А	Noninverting Receiver Input A.
1	13	10	Vcc	Power Supply (5 V \pm 5%).
N/A ¹	14	N/A ¹	Vcc	Power Supply (5 V \pm 5%). This pin is available on the 14-lead SOIC only.

¹ N/A indicates not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS








Figure 12. Receiver Output High Voltage vs. Temperature ($I_{OUT} = 8 \text{ mA}$)




Figure 13. Receiver Output Low Voltage vs. Temperature ($I_{OUT} = 8 \text{ mA}$)




Figure 14. Output Current vs. Driver Differential Output Voltage







Figure 15. Driver Differential Output Voltage vs. Temperature ($R_L = 56.3 \Omega$)












Figure 19. Unloaded Driver Differential Outputs





TEST CIRCUITS




Figure 21. Driver Voltage Measurements




Figure 22. Driver Voltage Measurements




Figure 23. Driver Propagation Delay




Figure 24. Driver Enable/Disable Timing




Figure 25. Receiver Propagation Delay




Figure 26. Receiver Enable/Disable Timing

THEORY OF OPERATION

The ADM1490E/ADM1491E are RS-422/RS-485 transceivers that operate from a single 5 V \pm 5% power supply. The ADM1490E/ADM1491E are intended for balanced data transmission and comply with both TIA/EIA-485-A and TIA/EIA-422-B. Each device contains a differential line driver and a differential line receiver and is suitable for full-duplex data transmission.

The input impedance of the ADM1490E/ADM1491E is 12 k Ω , allowing up to 32 transceivers on the differential bus. A thermal shutdown circuit prevents excessive power dissipation caused by bus contention or by output shorting. This feature forces the driver output into a high impedance state if, during fault conditions, a significant temperature increase is detected in the internal driver circuitry.

The receiver contains a fail-safe feature that results in a logic high output state if the inputs are unconnected (floating).

The ADM1490E/ADM1491E feature very low propagation delay, ensuring maximum baud rate operation. The balanced driver ensures distortion-free transmission.

Another important specification is a measure of the skew between the complementary outputs. Excessive skew impairs the noise immunity of the system and increases the amount of electromagnetic interference (EMI).

TRUTH TABLES

Table 6. Abbreviations in Truth Tables

Letter	Description
Н	High level
I	Indeterminate
L	Low level
Х	Irrelevant
Z	High impedance (off)

Table 7. Transmitting

Inputs			Outputs		
DE	DI	Z	Y		
Н	Н	L	Н		
Н	L	н	L		
L	Х	Z	Z		

Table 8. Receiving

Inputs		Output
RE	A – B	RO
L	≥ +0.2 V	Н
L	$\leq -0.2 \text{ V}$	L
L	$-0.2~V \leq A-B \leq +0.2~V$	1
L	Inputs open	Н
Н	X	Z


ESD TRANSIENT PROTECTION SCHEME

The ADM1490E/ADM1491E use protective clamping structures on their inputs and outputs to clamp the voltage to a safe level and dissipate the energy present in ESD (electrostatic). The protection structure achieves ESD protection up to ± 8 kV human body model (HBM).

ESD Testing

Two coupling methods are used for ESD testing: contact discharge and air gap discharge. Contact discharge calls for a direct connection to the unit being tested; air gap discharge uses a higher test voltage but does not make direct contact with the unit under test. With air discharge, the discharge gun is moved toward the unit under test, developing an arc across the air gap; therefore, the term air discharge. This method is influenced by humidity, temperature, barometric pressure, distance, and rate of closure of the discharge gun. The contact discharge method, though less realistic, is more repeatable and is gaining acceptance and preference over the air gap method.

Although very little energy is contained within an ESD pulse, the extremely fast rise time, coupled with high voltages, can cause failures in unprotected semiconductors. Catastrophic destruction can occur immediately because of arcing or heating. Even if catastrophic failure does not occur immediately, the device can suffer from parametric degradation, resulting in degraded performance. The cumulative effects of continuous exposure can eventually lead to complete failure.



I/O lines are particularly vulnerable to ESD damage. Simply touching or plugging in an I/O cable may result in a static discharge that can damage or destroy the interface product connected to the I/O port. It is, therefore, extremely important to have high levels of ESD protection on the I/O lines.

The ESD discharge can induce latch-up in the device under test. Therefore, it is important to conduct ESD testing on the I/O pins while power is applied to the device. This type of testing is more representative of a real-world I/O discharge in which the equipment is operating normally when the discharge occurs.




Figure 28. Human Body Model ESD Current Waveform

Table 9. ADM1490E/ADM1491E ESD Test Results

ESD Test Method	Input/Output Pins	Other Pins
Human Body Model	±8 kV	±4 kV

APPLICATIONS INFORMATION DIFFERENTIAL DATA

Differential data transmission reliably transmits data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line. There are two main standards approved by the Electronics Industries Association (EIA) that specify the electrical characteristics of transceivers used in differential data transmission.

The RS-422 standard specifies data rates of up to 10 MBaud and line lengths of up to 4000 feet. A single driver can drive a transmission line with as many as 10 receivers.

The RS-485 standard addresses true multipoint communications. This standard meets or exceeds all of the requirements of RS-422, and it allows as many as 32 drivers and 32 receivers to connect to a single bus. An extended common-mode range of -7 V to +12 V is defined. The most significant difference between the RS-422 and the RS-485 is that the drivers with RS-485 can be disabled, allowing more than one driver to be connected to a single line, with as many as 32 drivers connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

CABLE AND DATA RATE

Twisted pair is the transmission line of choice for RS-485 communications. Twisted pair cable tends to cancel commonmode noise and causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

An RS-485 transmission line can have as many as 32 transceivers on the bus. Only one driver can transmit at a time, but multiple receivers may be enabled simultaneously.

As with any transmission line, it is important to minimize reflections. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Keep stub lengths of the main line as short as possible. A properly terminated transmission line appears purely resistive to the driver.

TYPICAL APPLICATIONS

Figure 29 shows a typical configuration for a full-duplex pointto-point application using the ADM1490E. Figure 30 shows a typical configuration for a full-duplex multipoint application using the ADM1491E. To minimize reflections, the lines must be terminated at the receiving end in its characteristic impedance, and stub lengths off the main line must be kept as short as possible.




Figure 29. Typical Point-to-Point Full-Duplex Application





Figure 30. Typical RS-485 Full-Duplex Application


A-909090


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 31. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches)





ORDERING GUIDE

	Temperature		Package	
Model ¹	Range	Package Description	Option	Branding
ADM1490EBRZ	-40°C to +85°C	8-Lead Standard Small Outline Package, Narrow Body [SOIC_N]	R-8	
ADM1490EBRZ-REEL7	-40°C to +85°C	8-Lead Standard Small Outline Package, Narrow Body [SOIC_N]	R-8	
ADM1490EBRMZ	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	FOE
ADM1490EBRMZ-REEL7	–40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	F0E
ADM1491EBRZ	-40°C to +85°C	14-Lead Standard Small Outline Package, Narrow Body [SOIC_N]	R-14	
ADM1491EBRZ-REEL7	-40°C to +85°C	14-Lead Standard Small Outline Package, Narrow Body [SOIC_N]	R-14	
ADM1491EBRMZ	–40°C to +85°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	F0D
ADM1491EBRMZ-REEL7	-40°C to +85°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	F0D

¹ Z = RoHS Compliant Part.

Data Sheet

NOTES

©2008–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07430-0-2/12(D)



www.analog.com