Hex D-Type Flip-Flop with Master Reset

November 1988

Revised October 2000

### Features

- I<sub>CC</sub> reduced by 50%
- Outputs source/sink 24 mA
- ACT174 has TTL-compatible inputs

# **Ordering Code:**

flops.

FAIRCHILD

SEMICONDUCTOR

**General Description** 

74AC174 • 74ACT174

The AC/ACT174 is a high-speed hex D-type flip-flop. The


device is used primarily as a 6-bit edge-triggered storage

register. The information on the D inputs is transferred to

storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-

Order Number	Package Number	Package Description
74AC174SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74AC174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC174MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC174PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACT174SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74ACT174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT174MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT174PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.



### **Connection Diagram**

	1	$\bigcirc$	16	-v <sub>cc</sub>
Q <sub>0</sub> —	2		15	- Q5
D <sub>0</sub> —	3		14	- D <sub>5</sub>
D1-	4		13	−D₄
Q1-	5		12	-Q4
D <sub>2</sub> -	6		11	-D3
Q <sub>2</sub> -	7		10	-Q3
GND —	8		9	- CP

### **Pin Descriptions**

Pin Names	Description			
D <sub>0</sub> -D <sub>5</sub>	Data Inputs			
CP	Clock Pulse Input			
MR	Master Reset Input			
Q <sub>0</sub> -Q <sub>5</sub>	Outputs			

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS009935

### **Functional Description**


The AC/ACT174 consists of six edge-triggered D-type flipflops with individual D inputs and Q outputs. The Clock (CP) and Master Reset ( $\overline{MR}$ ) are common to all flip-flops. Each D input's state is transferred to the corresponding flipflop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset ( $\overline{MR}$ ) will force all outputs LOW independent of Clock or Data inputs. The AC/ ACT174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

## **Truth Table**

- = LOW-to-HIGH Transition X = Immaterial

	Output		
MR	СР	D	Q
L	Х	Х	L
н	~	Н	н
Н	~	L	L
н	L	Х	Q

# Logic Diagram



Absolute Maximum R	atings(Note 1)	Recommended Operatin	ng
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Conditions	
DC Input Diode Current (I <sub>IK</sub> )		Supply Voltage (V <sub>CC</sub> )	
$V_{I} = -0.5V$	–20 mA	AC	2.0V to 6.0V
$V_I = V_{CC} + 0.5V$	+20 mA	ACT	4.5V to 5.5V
DC Input Voltage (V <sub>I</sub> )	$-0.5V$ to $V_{CC} + 0.5V$	Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
DC Output Diode Current (I <sub>OK</sub> )		Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
$V = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate (ΔV/Δt)	
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to V $_{CC} + 0.5 V$	AC Devices	
DC Output Source		$V_{IN}$ from 30% to 70% of $V_{CC}$	
or Sink Current (I <sub>O</sub> )	±50 mA	V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	125 mV/ns
DC V <sub>CC</sub> or Ground Current		Minimum Input Edge Rate (ΔV/Δt)	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA	ACT Devices	
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	V <sub>IN</sub> from 0.8V to 2.0V	
Junction Temperature (T <sub>J</sub> )		V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
PDIP	140°C	Note 1: Absolute maximum ratings are those value to the device may occur. The databook specificati out exception, to ensure that the system design is supply, temperature, and output/input loading varia recommend operation of FACT™ circuits outside database.	ons should be met, with- s reliable over its power ables. Fairchild does not

# DC Electrical Characteristics for AC

Symbol	Baramatar	V <sub>CC</sub>	T <sub>A</sub> = -	+ <b>25°C</b>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol	Parameter	(V)	(V) Typ		aranteed Limits	Units	Conditions	
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$	
		5.5	2.75	3.85	3.85	1		
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$	
		5.5	2.75	1.65	1.65	1		
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		1	
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$	
		5.5	5.49	5.4	5.4	1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		2.56	2.46	i.	$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76	i.	$I_{OH} = -24 \text{ mA}$ (Note 2	
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		1	
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
		5.5	0.001	0.1	0.1	1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		0.36	0.44	1	I <sub>OL</sub> = 12 mA	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44	1	I <sub>OL</sub> = 24 mA (Note 2	
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_I = V_{CC}$	
(Note 4)	Leakage Current	0.0		±0.1	1.0	μΛ	or GND	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65 V Max$	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85V$ Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
(Note 4)	Supply Current	5.5		4.0	40.0	μΑ	or GND	

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}.$ 

# 74AC174 • 74ACT174

Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Farameter	(V)	Тур	G	uaranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	ι <sub>OUT</sub> = -50 μΑ
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note s
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	L 50 ··· A
	Output Voltage	5.5	0.001	0.1	0.1	v	I <sub>OUT</sub> = 50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 5)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC}, GND$
	Leakage Current	0.0		±0.1	±1.0	μΑ	VI - VCC, OND
I <sub>CCT</sub>	Maximum	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
	I <sub>CC</sub> /Input	5.5	0.0		1.5		v1 - v <sub>CC</sub> - 2.1v
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65 V Max$
I <sub>OHD</sub>	Output Current (Note 6)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5	1	4.0	40.0		$V_{IN} = V_{CC}$
	Supply Current	5.5		4.0	40.0	μA	or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

# AC Electrical Characteristics for AC

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40° C <sub>L</sub> =	Units	
		(Note 7)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	3.3	90	100		70		MHz
	Frequency	5.0	100	125		100		
t <sub>PLH</sub>	Propagation Delay	3.3	2.0	9.0	11.5	1.5	12.5	
	CP to Q <sub>n</sub>	5.0	1.5	6.0	8.5	1.0	9.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.0	8.5	11.0	1.5	12.0	
	CP to Q <sub>n</sub>	5.0	1.5	6.0	8.0	1.0	9.0	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	9.0	11.5	2.0	12.5	
	MR to Q <sub>n</sub>	5.0	1.5	7.0	9.0	1.5	10.5	ns

Note 7: Voltage Range 3.3 is  $3.3V\pm0.3V$ 

Voltage Range 5.0 is 5.0V  $\pm$  0.5V

# AC Operating Requirements for AC

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = - C <sub>L</sub> = -	+25°C 50 pF	$\label{eq:T_A} \begin{split} T_A = -40^\circ C \ to \ +85^\circ C \\ C_L = 50 \ pF \end{split}$	Units
		(Note 8)	Тур	Guar	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	2.5	6.5	7.0	ns
	D <sub>n</sub> to CP	5.0	2.0	5.0	5.5	115
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	1.0	3.0	3.0	ns
	D <sub>n</sub> to CP	5.0	0.5	3.0	3.0	
w	MR Pulse Width, LOW	3.3	1.0	5.5	7.0	
		5.0	1.0	5.0	5.0	ns
t <sub>W</sub>	CP Pulse Width	3.3	1.0	5.5	7.0	
		5.0	1.0	5.0	5.0	ns
REC	Recovery Time	3.3	0	2.5	2.5	
	MR to CP	5.0	0	2.0	2.0	ns

Note 8: Voltage Range 3.3 is 3.3V  $\pm\,0.3V$ Voltage Range 5.0 is 5.0V  $\pm$  0.5V

# AC Electrical Characteristics for ACT


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$\label{eq:T_A} \begin{split} T_A = -40^\circ C \ to \ +85^\circ C \\ C_L = 50 \ pF \end{split}$		Units
		(Note 9)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	165	200		140		MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub>	5.0	1.5	7.0	10.5	1.5	11.5	ns
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>	5.0	1.5	7.0	10.5	1.5	11.5	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	5.0	1.5	6.5	9.5	1.5	11.0	ns


Note 9: Voltage Range 5.0 is 5.0V  $\pm$  0.5V

# AC Operating Requirements for ACT


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$\label{eq:T_A} \begin{split} \textbf{T}_{A} &= -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C} \\ \textbf{C}_{L} &= 50 \text{ pF} \end{split}$	Units
		(Note 10)	Тур	Guar	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	5.0	0.5	1.5	1.5	ns
	D <sub>n</sub> to CP	5.0	0.5	1.5	1.5	115
t <sub>H</sub>	Hold Time, HIGH or LOW	5.0	1.0	2.0	2.0	ns
	D <sub>n</sub> to CP	5.0	1.0	2.0	2.0	115
t <sub>W</sub>	MR Pulse Width, LOW	5.0	1.5	3.0	3.5	ns
t <sub>W</sub>	CP Pulse Width, HIGH or LOW	5.0	1.5	3.0	3.5	ns
t <sub>rec</sub>	Recovery Time	5.0	-1.0	0.5	0.5	ns
	MR to CP	0.0	1.0	0.0	0.0	110
Note 10: Volta	ge Range 5.0 is 5.0V $\pm$ 0.5V tance					
Symbol	Parameter	Тур		Units	Conditions	
~						


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	85.0	pF	V <sub>CC</sub> = 5.0V





74AC174 • 74ACT174





9

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.