Contents

1	Block	Block diagram							
2	Туріса	al output power6							
3	Pin se	ettings							
4	Electr	ical ratings							
5	Туріса	al electrical characteristics13							
6	Туріса	al circuits							
7	Efficie	ency performance for a typical flyback converter							
8	Opera	ation description							
	8.1	Power section and gate driver 19							
	8.2	High voltage start-up generator 19							
	8.3	Power-up and soft-start 19							
	8.4	Power-down description 23							
	8.5	Auto-restart description 23							
	8.6	Quasi-resonant operation (QR) 23							
	8.7	Frequency foldback function and valley-skipping mode 25							
	8.8	Blanking time							
	8.9	Starter							
	8.10	Current limit set-point and feed-forward option 27							
	8.11	Overvoltage protection (OVP) 29							
	8.12	ZCD pin summary							
	8.13	Feedback and overload protection (OLP) 32							
	8.14	Burst mode operation at no-load or very light load							
	8.15	Brown-out							



9	Package information	. 38
	9.1 SO16N package information	. 38
	9.2 SDIP10 package information	. 40
10	Ordering information	. 42
11	Revision history	. 43



List of tables

Pin description	. 7
Absolute maximum ratings	. 8
Thermal data	. 8
Power section	. 9
Supply section	. 9
Controller section	10
Power supply efficiency, V _{OUT} = 12 V, V _{IN} = 115 V _{AC}	18
Power supply efficiency, $V_{OUT} = 12 V$, $V_{IN} = 230 V_{AC}$	18
SO16N mechanical data	39
SDIP10 mechanical data	41
Order codes	42
Document revision history	43
	Typical powerPin descriptionAbsolute maximum ratingsThermal data.Power sectionSupply sectionController sectionPower supply efficiency, $V_{OUT} = 12 \text{ V}$, $V_{IN} = 115 \text{ V}_{AC}$ Power supply efficiency, $V_{OUT} = 12 \text{ V}$, $V_{IN} = 230 \text{ V}_{AC}$ ZCD pin configurationsSO16N mechanical dataSDIP10 mechanical dataOrder codesDocument revision history



List of figures

Figure 1.	Basic application schematic	1
Figure 2.	Block diagram	6
Figure 3.	Connection diagram	7
Figure 4.	V _{DDon} vs T _J	. 13
Figure 5.	V _{DD(RESTART)} vs T _J	. 13
Figure 6.	I _{Dlim} vs T _J	. 13
Figure 7.	V _{DRAIN START} vs T _J	. 13
Figure 8.	H _{FB} vs T _J	
Figure 9.	V _{BRth} vs T _J	. 13
Figure 10.	V _{BRhvst} vs T _J	. 14
Figure 11.	I _{BRhvs} vs T _J	. 14
Figure 12.	I _{DD0} vs T _J	. 14
Figure 13.	I _{DD1} vs T _J	. 14
Figure 14.	V _{ZCD} vs I _{ZCD}	. 14
Figure 15.	I _{Dlim} vs I _{ZCD}	. 14
Figure 16.	R _{DS(on)} vs T _J	. 15
Figure 17.	V_{BVDSS} vs T_{J}	
Figure 18.	I _{DDch1} vs T _J	. 15
Figure 19.	I _{DDch2} vs T _J	. 15
Figure 20.	F _{OSClim L} vs T _J	. 15
Figure 21.	F _{OSClim} H vs T _J	. 15
Figure 22.	Thermal shutdown timing diagram	. 16
Figure 23.	Min-feature quasi-resonant flyback (isolated)	. 17
Figure 24.	Full-feature quasi-resonant flyback (isolated)	
Figure 25.	Power supply consumption at light output loads, V _{OUT} = 12 V	. 18
Figure 26.	Power supply consumption at no output load, V _{OUT} = 12 V	. 18
Figure 27.	I _{DD} current during start-up and burst mode	. 21
Figure 28.	Timing diagram: normal power-up and power-down sequence	. 21
Figure 29.	Timing diagram: start-up phase and soft-start (case 1)	. 22
Figure 30.	Timing diagram: start-up phase and soft-start (case 2)	. 22
Figure 31.	Timing diagram: behavior after short-circuit	. 23
Figure 32.	Switching frequency vs power	
Figure 33.	Zero-current detection circuit	
Figure 34.	Drain ringing cycle skipping as the load progressively reduces	
Figure 35.	Timing diagram: double blanking time	
Figure 36.	Typical power capability vs input voltage in quasi-resonant converter	
Figure 37.	ZCD pin typical external configuration	
Figure 38.	Timing diagram: OVP	. 31
Figure 39.	FB pin configuration (minimal BOM)	
Figure 40.	FB pin configuration	
Figure 41.	Timing diagram: overload protection	
Figure 42.	Burst mode timing: light load management	
Figure 43.	Brown-out: external setting and timing diagram	
Figure 44.	SO16N package outline	
Figure 45.	SDIP10 package outline	. 40



1 Block diagram




Figure 2. Block diagram

2 Typical output power

Table 1. Typical power


Part number	230	V _{AC}	85-26	5 V _{AC}
Fart number	Adapter ⁽¹⁾	Open frame ⁽²⁾	Adapter ⁽¹⁾	Open frame ⁽²⁾
VIPER35	20 W	22 W	15 W	16 W

1. Typical continuous power in non-ventilated enclosed adapter measured at 50 °C ambient.

2. Maximum practical continuous power in an open frame design at 50 $^{\circ}\text{C}$ ambient, with adequate heatsinking.



3 Pin settings





Note:

The copper area for heat dissipation has to be designed under the DRAIN pins.

SO16N	SDIP10	Name	Function
1, 2	1	GND	Device ground and source of the power MOSFET.
3	-	N.C.	Not internally connected. It can be connected to GND.
4	-	N.A.	Not available for user. This pin is mechanically connected to the controller die pad of the frame. In order to improve the noise immunity it should be connected to GND (pin 1, 2).
5	2	VDD	Supply voltage of the control section. This pin provides the charging current of the external capacitor during the power-up.
6	3	ZCD	 Multifunction pin: 1. Zero-current detection for quasi-resonant operations. 2. Drain current limit (I_{Dlim}) setup for overcurrent protection (R_{LIM}). 3. Feed-forward compensation (R_{FF}) setup. 4. Output overvoltage protection (resistor divider R_{OVP} / R_{LIM}) setup.
7	4	FB	Control input for duty cycle control. Internal current generator provides bias current for loop regulation. A voltage below the threshold V_{FBbm} activates the burst-mode operation. A level close to the threshold V_{FBlin} means that the cycle-by-cycle overcurrent set-point is close.
8	5	BR	Brown-out protection input with hysteresis. A voltage below the threshold V_{BRth} shuts down (not latch) the device and lowers the power consumption. The device operation restarts as the voltage exceeds the threshold $V_{BRth} + V_{BRhyst}$. It must be connected to ground when it is not used.
9 to 12	-	N.C.	Not internally connected. These pins must be left floating in order to get a safe clearance distance.
13 to 16	6 to 10	DRAIN	High voltage drain pin. The built-in high voltage switched start-up bias current is drawn from this pin. Pins connected to the metal frame facilitate heat dissipation.

Table 2. Pin description



4 Electrical ratings

	Descuration		Value		
Symbol	Parameter	Min.	Max.	Unit	
V _{DRAIN}	Drain-to-source (ground) voltage		800	V	
E _{AV}	Repetitive avalanche energy (limited by $T_J = 150 \text{ °C}$)		5	mJ	
I _{AR}	Repetitive avalanche current (limited by $T_J = 150 \text{ °C}$)		1.5	А	
I _{DRAIN}	Single pulse drain current		3	А	
V _{ZCD}	Input pin voltage (with I _{ZCD} = 1 mA)	-0.3	Self limited	V	
V _{FB}	Input pin voltage	-0.3	5.5	V	
V _{BR}	Input pin voltage (with I _{BR} = 0.25 mA)	-0.3	Self limited	V	
V _{DD}	Supply voltage	-0.3	Self limited	V	
I _{DD}	Input current		25	mA	
P _{TOT}	Power dissipation at T _A < 60 °C		1.5	W	
TJ	Operating junction temperature range	-40	150	°C	
T _{STG}	Storage temperature	-55	150	°C	

Table 3. Absolute maximum ratings

Table 4. Thermal data

Symbol	Parameter	Max.	Unit	
Symbol	Falameter	SDIP10	SO16N	Onit
R _{thJP}	Thermal resistance junction pin (dissipated power = 1 W)	35	35	°C/W
R _{thJA}	Thermal resistance junction ambient (dissipated power = 1 W)	100	110	°C/W
R _{thJA}	Thermal resistance junction ambient ⁽¹⁾ (dissipated power = 1 W)	85	80	°C/W

1. When mounted on a standard single side FR4 board with 100 mm² (0.155 sq inch) of Cu (35 μ m thick).



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BVDSS}	Breakdown voltage	I _{DRAIN} = 1 mA, V _{FB} = GND T _J = 25 °C	800			V
I _{OFF}	Off-state drain current	V _{DRAIN} = 800 V V _{FB} = GND, T _J = 25 °C			60	uA
D	Drain-source on-	$I_{DRAIN} = 0.4 \text{ A}, \text{ VFB} = 3 \text{ V}$ $V_{BR} = \text{GND}, \text{ T}_{J} = 25 ^{\circ}\text{C}$			4.5	Ω
R _{DS(on)}	state resistance	I _{DRAIN} = 0.4 A, VFB = 3 V V _{BR} = GND, T _J = 125 °C			9	Ω
C _{OSS}	Effective (energy related) output capacitance	V _{DRAIN} = 0 to 640 V		17		pF

Table 5. Power section

 T_J = -40 to 125 °C, V_{DD} = 14 V $^{(a)}$ (unless otherwise specified)

 T_J = -40 to 125 °C (unless otherwise specified)

Tabla	6	Sun	nlv	contion	
lane	υ.	Sup	ріу	section	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Voltage					<u>.</u>	<u>.</u>			
V _{DRAIN_START}	Drain-source start voltage		60	80	100	V			
I _{DDch1}	Start-up charging current (power-up)	$V_{DRAIN} = 120 V$ $V_{BR} = GND$ $V_{FB} = GND$ $V_{DD} = 4 V$	-2	-3	-4	mA			
I _{DDch2}	Start-up charging current (auto-restart)	$V_{DRAIN} = 120 V$ $V_{BR} = GND$ $V_{FB} = GND$ $V_{DD} = 5 V$, after fault	-0.4	-0.6	-0.8	mA			
V _{DD}	Operating voltage range	After turn-on	8.5		23.5	V			
V _{DDclamp}	Clamp voltage	I _{DD} = 20 mA	23.5			V			
V _{DDon}	V _{DD} start-up threshold	120.1/	13	14	15	V			
V _{DDoff}	V _{DD} undervoltage shutdown threshold	V _{DRAIN} = 120 V V _{BR} = GND V _{FB} = GND	7.5	8	8.5	V			
V _{DD(RESTART)}	V _{DD} restart voltage threshold		4	4.5	5	V			

a. Adjust V_{DD} above V_{DDon} start-up threshold before setting 14 V.



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Current						Į
I _{DD0}	Operating supply current, not switching	$V_{FB} = GND$ $V_{BR} = GND$ $V_{DD} = 10 V^{(1)}$		0.6	0.7	mA
I _{DD1}	Operating supply current switching	$V_{DRAIN} = 120 V$ $V_{DD} = 16 V$ ZCD switching @100 kHz Resistive load:100 Ω $V_{FB} = 2.5 V$		2	3	mA
I _{DD_FAULT}	Operating supply current with protection tripping	VDD = 10 V			400	uA
I _{DDoff}	Operating supply current	V _{DD} < V _{DDoff}			270	uA

Table 6. Supply section (continued)

1. Adjust V_{DD} above V_{DDon} start-up threshold before setting 10 V.

T_J = -40 to 125 °C (unless otherwise specified)

Table	7.	Controller	section
		•••••••	

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Feedback pin			-	<u>.</u>	<u>.</u>	
V _{FBolp}	Overload shutdown threshold		4.5	4.8	5.2	V
V _{FBlin}	Linear dynamics upper limit		3.1	3.3	3.5	V
V _{FBbm}	Burst mode threshold	Voltage falling	0.56	0.6	0.64	V
V _{FBbmhys}	Burst mode hysteresis	Voltage rising		100		mV
1	Feedback sourced	V _{FB} = 0.3 V	-150	-215	-280	μA
I _{FB} current		3.3 V < V _{FB} < 4 V	-2.5	-3	-3.5	μA
R _{FB(DYN)}	Dynamic resistance	V _{FB} > 2.5 V 12			25	kΩ
H _{FB}	$\Delta V_{FB} / \Delta I_D$		0.5		2	V/A



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ZCD pin		I				
V _{ZCDCLh}	Upper clamp voltage	I _{ZCD} = 1 mA	5	5.5	6	V
V _{ZCDAth}	Arming voltage threshold	Positive-going edge	0.75	0.8	0.85	V
V _{ZCDTth}	Triggering voltage threshold	Negative-going edge	0.55	0.6	0.65	V
I _{ZCD}	Internal pull-up	V _{FB} < V _{FBlin}	-7.5	-10	-12.5	μA
^t DELAY	Turn-on delay after ZCD trigger			300		ns
	Turn-on inhibit time	V _{ZCD} < 1 V		6.3		μs
t _{BLANK}	after MOSFET turn- off	V _{ZCD} >1 V		2.5		μs
Current limitati	on		•	1		
		V _{FB} = 4 V I _{ZCD} = -10 μA T _J = 25 °C	0.95	1	1.05	A
I _{Dlim}	Drain current limitation	V _{FB} = 4 V I _{ZCD} = - 55 μA T _J = 25 °C	0.68	0.8	0.92	A
		V _{FB} = 4 V I _{ZCD} = - 105 μA T _J = 25 °C	0.55	0.65	0.75	A
t	Soft-start time	VIPER35L			3.5	ms
t _{SS}	Solt-start time	VIPER35H			4.2	ms
tau	Start-up time	VIPER35L	7.5		15	ms
t _{SU}		VIPER35H	9.5		18	ms
t _{ON_MIN}	Minimum turn-on time	220 400		400	480	ns
t _d	Propagation delay	(1)		100		ns
t _{LEB}	Leading edge blanking	(1) 300			ns	
I _{D_BM}	Peak drain current during burst mode	V _{FB} = 0.6 V	120	170	220	mA

Table 7. Controller section (continued)




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Overvoltage pro	otection					
V _{OVP}	Overvoltage threshold		3.8	4.2	4.6	V
t _{STROBE}	Strobe time			2.2		μs
Oscillator sect	ion		·			
	Internal frequency	VIPER35L	122	136	150	kHz
F _{OSClim}	^r OSClim limit	VIPER35H	200	225	250	kHz
F _{STARTER} Starter frequency	$V_{FB} = 1 V$ $V_{ZCD} < V_{ZCDTth}$ $t < t_{SU}$		1/4 F _{OSClim}		kHz	
F _{STARTER}	Stanter nequency	$V_{FB} = 1 V$ $V_{ZCD} < V_{ZCDTth}$ $t > t_{SU}$		1/8 F _{OSClim}		kHz
Brown-out prot	ection					
V _{BRth}	Brown-out threshold	Voltage falling	0.41	0.45	0.49	Α
V _{BRHyst}	Voltage hysteresis above V _{BRth}		40	50	60	mV
I _{BRHyst}	Current hysteresis		7		12	μA
V _{BRclamp}	Clamp voltage	I _{BR} = 250 μA		3		V
V _{DIS}	Brown-out disable voltage		50		150	mV
Thermal shutdo	own					
T _{SD}	Thermal shutdown temperature(1)150160		160		°C	
T _{HYST}	Thermal shutdown hysteresis	n (1)		30		°C


Table 7. Controller section (contin	nued)
-------------------------------------	-------


1. Specification assured by design, characterization and statistical correlation.




5 Typical electrical characteristics




















14/44















Figure 22. Thermal shutdown timing diagram



6 Typical circuits








Figure 24. Full-feature quasi-resonant flyback (isolated)



7 Efficiency performance for a typical flyback converter


The efficiency of the converter has been measured in different load and line voltage conditions. In accordance with the Energy Star average active mode testing efficiency method, the efficiency measurements have been performed at 25%, 50% and 75% and 100% of the rated output power, both at 115 V_{AC} and 230 V_{AC} .

			2, 001		
%load	I _{OUT} [A]	V _{OUT} [V]	P _{OUT} [W]	P _{IN} [W]	Efficiency [%]
25%	0.31	12.1	3.78	4.53	83.47
50%	0.63	12.1	7.56	8.98	84.21
75%	0.94	12.1	11.34	13.4	84.65
100%	1.25	12.1	15.12	17.93	84.36
	Average efficiency				84.17

Table 8. Power supply efficiency, $V_{OUT} = 12 V$, $V_{IN} = 115 V_{AC}$

	Table 9. Power supply enciency, V _{OUT} = 12 V, V _{IN} = 250 V _{AC}				
%load	I _{OUT} [A]	V _{OUT} [V]	P _{OUT} [W]	P _{IN} [W]	Efficiency [%]
25%	0.31	12.1	3.78	4.71	80.28
50%	0.63	12.1	7.56	9.22	82.02
75%	0.94	12.1	11.34	13.53	83.84
100%	1.25	12.1	15.12	17.77	85.12
	Average efficiency				82.82

Table 9. Power supply efficiency, $V_{OUT} = 12 V$, $V_{IN} = 230 V_{AC}$





8 Operation description

The device is a high performance low voltage PWM controller chip with an 800 V, avalanche-rugged power section.

The controller includes the PWM logic, ZCD logic for quasi-resonant operation, oscillator, start-up circuit with soft-start, current limiting circuit with adjustable set-point, burst mode management, brown-out circuit, UVLO circuit, auto-restart circuit and thermal protection circuit.

The current limit set-point can be reduced by ZCD pin. Burst mode operation guarantees high performance in standby mode and meets energy-saving standards.

All fault protections are built-in auto-restart mode with very low repetition rate to prevent the IC overheating.

8.1 Power section and gate driver

The power section is given by an avalanche-rugged N-channel MOSFET, which guarantees safe operation within the specified energy rating as well as high dv/dt capability. The power MOSFET has a B_{VDSS} of 800 V min. and a typical R_{DS(on)} of 4.5 Ω at 25 °C. The integrated senseFET structure allows a virtual loss-less current sensing.

The gate driver is designed to supply a controlled gate current during both turn-on and turnoff in order to minimize common-mode EMI. Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the power section cannot be turned on accidentally.

8.2 High voltage start-up generator

The HV current generator is supplied through the DRAIN pin and it is enabled only if the input bulk capacitor voltage is higher than V_{DRAIN_START} threshold, 80 V DC typically.

When HV current generator is on, I_{DDch1} current (3 mA typical value) is delivered to the capacitor on VDD pin. During auto-restart mode after a fault event, the current is reduced to I_{DDch2} (0.6 mA, typ.) in order to have a slow duty cycle during the restart phase.

8.3 Power-up and soft-start

When the input voltage reaches the device start threshold, V_{DRAIN_START} , the VDD voltage begins growing due to I_{DDch1} current (see *Table 7*) coming from the internal high voltage start-up circuit. If the VDD voltage reaches V_{DDon} threshold, the power MOSFET starts switching and the HV current generator turns off.

The IC is powered by the energy stored in the capacitor on V_{DD} pin, C_{VDD} , until the selfsupply circuit (typically an auxiliary winding of the transformer and a steering diode) develops a voltage so high to sustain the operation.

 C_{VDD} capacitor must be correctly sized to avoid fast discharge and keep the required voltage higher than V_{DDoff} threshold. In fact, an insufficient capacitance value could terminate the switching operation before the controller receives any energy from the auxiliary winding.



The following formula can be used to calculate C_{VDD} capacitor:

Equation 1

$$C_{VDD} = \frac{I_{DDch} \times t_{SSaux}}{V_{DDon} - V_{DDoff}}$$

 t_{SSaux} is the time needed for the steady-state of the auxiliary voltage. It represents an estimate of the user's application according to the output stage configurations (transformer, output capacitances, etc.).

During the normal operation, the power MOSFET switches on after the transformer demagnetization, detected through the voltage V_{ZCD} sensed on ZCD pin.

At power-up, the initial output voltage is zero and the voltage V_{ZCD} is not so high to correctly arm the internal ZCD circuit. In this case, the power MOSFET turns on with the fixed frequency $F_{STARTER}$, reported in *Table 7*. After the start-up, as soon as the voltage on ZCD logic is enabled to work, the turn-on of the power MOSFET is driven by this circuit and it is not related to the internal oscillator (except for the frequency foldback function) any longer.

The start-up phase is managed by a dedicated internal logic and is activated by every attempt of the start-up converter or after a fault.

An internal clock counter defines the start-up time, t_{SU} , since during quasi-resonant operation, the switching frequency and the duration of the start-up time depend on the load, t_{SU} range is indicated in *Table 7*. At the beginning of the start-up time, the drain current limitation progressively rises to the maximum value. In this way a soft-start occurs and the stress on the secondary diode is considerably reduced. It also prevents transformer saturation.

The soft-start time lasts 3.5 ms (VIPER35L) or 4.2 ms (VIPER35H), (see t_{SS} in *Table 7*).

At the start-up, until the output voltage reaches its regulated value, the feedback loop is open and an improper activation of the overload protection could occur. In order to avoid this, OLP logic is disabled and it is active at the end of the start-up phase, t > t_{SU} . *Figure 29* and *Figure 30* show two possible start-up cases.

As soon as the output voltage reaches the regulated value, the regulation loop takes over and the drain current is regulated below its limit, I_{Dlim} , by the feedback voltage, which is at a value lower than the V_{FBlin} threshold.







Figure 27. I_{DD} current during start-up and burst mode

Figure 28. Timing diagram: normal power-up and power-down sequence








Figure 29. Timing diagram: start-up phase and soft-start (case 1)




Figure 30. Timing diagram: start-up phase and soft-start (case 2)



8.4 Power-down description

At converter power-down, the system loses its ability to regulate as soon as the decreasing input voltage is so low to reach the peak current limitation. V_{DD} voltage drops and when it falls below V_{DDoff} threshold (see *Table 7*) the power MOSFET switches off, the energy is interrupted, V_{DD} voltage decreases, the start-up sequence is inhibited and the power-down is completed. This feature prevents any restart attempt and ensures a monotonic output voltage decay during the system power-down.

8.5 Auto-restart description

Every time a protection is tripped, the IC automatically restarts after a duration depending on the discharge and recharge of C_{VDD} capacitor. As shown in *Figure 31*, after a fault, the IC stops and V_{DD} voltage decreases because of IC consumption. As soon as V_{DD} voltage falls below $V_{DD(RESTART)}$ threshold and if the DC input voltage is higher than V_{DRAIN_START} threshold, the internal HV current source turns on and it starts to charge C_{VDD} capacitor with the current I_{DDch2} (0.6 mA, typ.). As soon as V_{DD} voltage reaches $V_{DD(ON)}$ threshold, the IC restarts.




Figure 31. Timing diagram: behavior after short-circuit

8.6 Quasi-resonant operation (QR)

The control core of the VIPER35 is a current mode PWM controller with a zero-current detect circuit designed for quasi-resonant (QR) operation, a technique whose benefits are: minimum turn-on losses, low EMI emission and safe behavior in case of short-circuit. At heavy load the converter operates in quasi-resonant mode; operation synchronizes MOSFET turn-on to the transformer demagnetization by detecting the resulting negative-going edge of the voltage across any winding of the transformer. The system works close to the boundary between discontinuous (DCM) and continuous conduction (CCM) of the transformer and as a result, the switching frequency is different according to different line/load conditions. See the hyperbolic-like portion reported in *Figure 32*.



At medium/ light load, depending on the converter input voltage as well, the device enters valley-skipping mode. An internal oscillator, synchronized to MOSFET turn-on, defines the maximum operating frequency of the converter, F_{OSClim}.

The VIPER35 is available as type 'L' or type 'H', depending on F_{OSClim} value, see *Table 7*. During the normal operation the converter works with a frequency below F_{OSClim} , so the 'L' type is suitable for applications where the priority is on the EMI filter minimization. The 'H' type is suitable when an extended QR operation range or the transformer size reduction are priorities.

As the load is reduced, and the switching frequency tends to exceed the oscillator's one, MOSFET turn-on doesn't occur on the first valley but on the second one, the third one and so on. In this way a "frequency clamp" effect is achieved, piecewise linear portion is showed in *Figure 32*.

When the load is extremely light or disconnected, the converter enters burst mode operation. By decreasing the load, the frequency is reduced even few hundred hertz, so to comply with energy saving regulations or recommendations. As the peak current is low, no audible noise occurs.

The above mentioned operation is based on ZCD pin. This pin is the input of the integrated ZCD circuit which allows the power section turn-on at the end of the transformer demagnetization. The input signal for the ZCD is obtained as a partition of the auxiliary voltage used to supply the device, see *Figure 33*.

When the triggering circuit senses a negative-going edge below V_{ZCDTth} threshold (see *Table 7*), after an internal delay that helps to achieve minimum drain-source voltage switch-on ("valley switching"), the power MOSFET turns on. However, to enable power MOSFET turn-on, the triggering circuit has to be previously armed by a positive-going edge exceeding V_{ZCDAth} threshold (see *Table 7*) on the same ZCD pin.

After the MOSFET turn-off, the blanking time, t_{BLANK} , is generated to avoid an erroneous arming and triggering due to the noise, generated by the leakage inductance resonance of the transformer which rings and couples with ZCD pin.




Figure 32. Switching frequency vs power







Figure 33. Zero-current detection circuit

8.7 Frequency foldback function and valley-skipping mode

The switching frequency, in quasi-resonant mode, is not fixed and it depends on both the load and the converter input voltage. The switching frequency increases when the load decreases, or when the mains voltage increases, and vice versa. To avoid that, the VIPER35 taps the maximum switching frequency of the application thanks to its control loaic.

The frequency limit is given by an internal oscillator switching at 136 kHz for the VIPER35L or at 225 kHz for the VIPER35H, (see parameter F_{OSClim} in Table 7). This oscillator is synchronized with the power MOSFET turn-on. When the power MOSFET is off, if the first negative-going edge voltage of the ZCD pin, resulting from transformer demagnetization, appears after at least one oscillator cycle has been completed, the MOSFET turns on and the oscillator is synchronized again.

Otherwise, if the first negative-going edge voltage appears before completing one oscillator cycle, the signal is ignored. Due to the ringing of the drain voltage, the ZCD pin experiences another positive-going edge voltage that arms the circuit and a negative-going edge voltage. Again, if this appears before the oscillator cycle is completed, it is ignored, otherwise the MOSFET turns on and the oscillator is synchronized. In this manner, one or more drain ringing cycles are skipped (Figure 34 shows the so called "valley-skipping mode") and the switching frequency doesn't exceed FOSClim limit.







When the system operates in valley-skipping mode, uneven switching cycles may be observed under some line/load conditions, due to the fact that the off-time of the power MOSFET changes its discrete steps one ringing cycle, while the off-time needed for cycleby-cycle energy balance could fall in between. Therefore one or even longer switching cycles are compensated by one or more shorter cycles and vice versa. This mechanism is natural and any effect on the converter performance and on its output voltage appears.

This operation does not consider the blanking time t_{BLANK} after power MOSFET turn-off. Actually t_{BLANK} is not taken into account as long as the following condition is met:

Equation 2

$$D \le 1 - \frac{t_{BLANK}}{t_{osclim}} = 1 - t_{BLANK} \cdot F_{osclim}$$

where D is the MOSFET duty cycle. If this condition is not met, the time during which MOSFET turn-on is inhibited is extended beyond t_{OSClim} by a fraction of t_{BLANK} . As a consequence, the maximum switching frequency is a little bit lower than the internal limit set by the oscillator and valley-skipping mode takes place slightly earlier than expected.

8.8 Blanking time

The blanking time, t_{BLANK} , can have two different values: the lower one is 2.5 seconds (typical value) and the higher one is 6.3 seconds (typical value). The value is linked to the voltage V_{ZCD}, sampled during the time t_{STROBE} . The time t_{BLANK} has the lower value if V_{ZCD} > 1 V or it has the higher value if V_{ZCD} < 1 V, refer to *Table 7* and *Figure 35*.

The higher value of the blanking time is active during the start-up phase or in case of output short-circuit, when the output voltage of the converter is quite lower than the regulated value. In this condition, during the demagnetization of the transformer, V_{ZCD} can be very close to the arming and triggering thresholds (V_{ZCDAth} and V_{ZCDTth}) and ZCD circuit can be erroneously trigged, leading the system to work with higher frequency and in continuous mode. This false trigger is inhibited by the selection of t_{BLANK} higher value when V_{ZCD} is lower than 1 V.

During the normal operation, in steady-state condition, the voltage V_{ZCD} during the demagnetization is higher than 1 V and the selected t_{BLANK} value is the lower one. *Figure 35* shows the typical waveforms during the power-up and the linked t_{BLANK} selection.






Figure 35. Timing diagram: double blanking time

8.9 Starter

If the amplitude of the voltage on ZCD pin at the end of one oscillator cycle is smaller than V_{ZCDAth} arming threshold, (in this case MOSFET turn-on could not be triggered), the system stops.

This is what normally happens during the converter power-up or under overload/short-circuit conditions.

During the converter start-up phase, the voltage on ZCD pin is not so high to arm the triggering circuit. Thus, the converter operates at a fixed frequency, $F_{STARTER}$, (see *Table 7*). As the voltage developed across the auxiliary winding arms the ZCD circuit, MOSFET turn-on is locked to transformer demagnetization, hence quasi-resonant operation is set.


8.10 Current limit set-point and feed-forward option

The VIPER35 is a current mode converter and the drain current is limited cycle-by-cycle according to FB pin voltage value, which is related to the feedback loop response and the load. When the drain current, sensed by the integrated senseFET, reaches the current limitation, after the internal propagation delay, the MOSFET switches off. The current limitation cannot exceed a certain value, I_{Dlim}, which can vary according to the current sunk by ZCD pin during MOSFET on-time.

Usually a resistor, R_{LIM} , connected from ZCD pin to ground fixes this sunk current and then the peak drain current set-point: the lower the resistor, the lower I_{Dlim} .



For a quasi-resonant flyback converter, the power capability strongly depends on the input voltage. In wide range applications, at maximum line, the power capability can be more than twice the value at minimum line, as shown by the upper curve in the diagram, see *Figure 36*. To reduce this dependence, the I_{Dlim} has to be reduced according to the increment of the input voltage, this is the line feed-forward. It's given by a resistor, R_{FF}, connected between the ZCD pin and the auxiliary winding, see *Figure 37*. Since the voltage across the auxiliary winding during MOSFET on-time is proportional to the input voltage through the auxiliary-to-primary turn ratio N_{AUX} /N_P, a current proportional to the input voltage is sunk by the ZCD pin, thus the overcurrent set-point lowers.





In order to select the R_{FF} resistance value (see *Figure 37*), when the proper overcurrent setpoints are known at minimum and at the maximum converter input voltage, in *Figure 15* the needed current to sink during MOSFET on-time is visible. With the following approximated formula, the value of R_{FF} resistor can be calculated:

Equation 3

$$R_{FF} = \frac{V_{in_Max} - V_{in_min}}{N_{AUX} \cdot (I_{ZCD1} - I_{ZCD2})}$$

where

- V_{in-Max} and V_{in-min} are the maximum and minimum converter rectified input voltage
- N_{AUX} is the primary-to-auxiliary winding turn ratio
- I_{ZCD1}, and I_{ZCD2} are the currents needed to sink from the ZCD pin, in order to obtain the selected overcurrent set-points, at maximum and minimum flyback input voltage, see *Figure 15*.

Given R_{FF} value, $\mathsf{R}_{\mathsf{LIM}}$ value can be calculated by the following formula:

28/44



Equation 4

$$R_{LIM} = Max \left(\frac{V_{ZCD1}}{\frac{V_{in_min} + V_{ZCD1}}{N_{AUX}}}, \frac{V_{ZCD2}}{\frac{V_{in_Max} + V_{ZCD2}}{N_{AUX}}}, \frac{V_{ZCD2}}{\frac{V_{in_Max} + V_{ZCD2}}{N_{AUX}}} \right)$$

where:

 V_{ZCD1} and V_{ZCD2} are ZCD pin voltages when the sunk current is I_{ZCD1} and I_{ZCD2} respectively, see *Figure 14*.




Figure 37. ZCD pin typical external configuration

8.11 Overvoltage protection (OVP)

The device has integrated the logic to monitor the output voltage using as input signal, the voltage V_{ZCD} during the off-time of the power MOSFET. This is the time when the voltage from the auxiliary winding tracks the output voltage, through the turn ratio N_{AUX} / N_{SEC} .

ZCD pin has to be connected to the auxiliary winding through the diode D_{OVP} and the resistors R_{OVP} and R_{LIM} as shown in *Figure 37*. When, during the off-time, the voltage V_{ZCD} exceeds, four consecutive times, the reference voltage V_{OVP} (reported in *Table 8*), the overvoltage protection stops the power MOSFET and the converter enters auto-restart mode.

In order to bypass the noise after the turn-off of the power MOSFET, V_{ZCD} voltage is sampled inside a short window after the time t_{STROBE}, see *Table* 7 and *Figure 38*. The sampled signal, if higher than V_{OVP}, triggers the internal OVP digital signal and increments the internal counter. The same counter is reset every time the signal OVP is not triggered in one oscillator cycle.

Referring to *Figure* 37, the resistor divider ratio k_{OVP} is given by below equations:



Equation 5

$$K_{OVP} = \frac{V_{OVP}}{\frac{N_{AUX}}{N_{SEC}} \cdot (V_{OUTOVP} + V_{DSEC}) - V_{DAUX}}$$

Equation 6

$$K_{OVP} = \frac{R_{LIM}}{R_{LIM} + R_{OVP}}$$

where:

- V_{OVP} is the OVP threshold (see *Table 7*)
- V_{OUTOVP} is the converter output voltage value to activate the OVP (set by design)
- N_{AUX} is the auxiliary winding turn
- N_{SEC} is the secondary winding turn
- V_{DSEC} is the secondary diode forward voltage
- V_{DAUX} is the auxiliary diode forward voltage
- R_{OVP} and R_{LIM} make the output voltage divider

By fixing R_{LIM} , according to the desired I_{Dlim} , R_{OVP} can be calculated as follows:

Equation 7

$$R_{OVP} = R_{LIM} \times \frac{1 - K_{OVP}}{K_{OVP}}$$

The resistor values let the current sourced and sunk by the ZCD pin be within the rated capability of the internal clamp.






Figure 38. Timing diagram: OVP

8.12 ZCD pin summary

With reference to *Figure 37*, the circuitry connected to the ZCD pin enables the following functions:

- 1. Current limit set-point (I_{DLIM})
- 2. Line feed-forward compensation (FF)
- 3. Output overvoltage protection (OVP)
- 4. Zero-current detection for QR operation

Chosen R_{LIM} , R_{FF} and R_{OVP} as described in the previous sections, these functions are automatically defined.

Table 7 refers to *Figure 37* and lists the external resistance combinations needed to activate one or more functions associated to ZCD pin.



I _{Dlim}	OVP	FF	R _{Lim}	R _{OVP}	R _{FF}	D _{OVP}
			Equation 4	<i>Equation 7</i> with V _{OUTOVP} > 2 V _{OUT}	-	Yes
			22 kΩ	Equation 7	-	Yes
			22 kΩ	<i>Equation 7</i> with V _{OUTOVP} >2 V _{OUT}	Equation 3	Yes
			<i>Equation 4</i> with R _{FF} = [∞]	Equation 7	-	Yes
			22 kΩ	Equation 7	Equation 3	Yes
			Equation 4	<i>Equation 7</i> with V _{OUTOVP} >2 V _{OUT}	Equation 3	Yes
			Equation 4	Equation 7	Equation 3	Yes

Table 10. ZCD pin configurations

8.13 Feedback and overload protection (OLP)

The feedback pin (FB) controls the PWM operation, enters the burst mode and manages the delayed overload protection.

 V_{FBbm} and V_{FBlin} thresholds (*Table 7*) are respectively low and high limit of PWM operations, where the drain current is sensed by the integrated resistor, R_{SENSE} , and applied to the comparator PWM. The PWM logic turns off the power MOSFET as soon as the sensed voltage is equal to the voltage applied to FB pin and through the integrated resistor network (see *Figure 2* and *Figure 23*).

IC block diagram (*Figure 2*) shows in parallel with the PWM comparator how OCP comparator limits the drain current to I_{Dlim} value, as per *Table 7*.

In case of higher load, the voltage V_{FB} increases, when it reaches V_{FBlin} threshold, the drain current is limited to I_{Dlim} by OCP comparator and the internal current starts the charge of C_{FB} capacitor. As soon as the voltage V_{FB} reaches the threshold V_{FBolp}, see *Figure 41*, the protection turns off the IC. The auto-restart mode is active using the low value of the current I_{DDch}, see *Table 7*.

The time, from the high load detection, $V_{FB} = V_{FBlin}$, to the overload turn-off, $V_{FB} = V_{FBolp}$, depends on the value of C_{FB} capacitor and on the internal charge current, I_{FB} . OLP delay time can be calculated as follows:

Equation 8

$$T_{OLP_delay} = C_{FB} \times \frac{V_{FBolp} - V_{FBlin}}{I_{FB}}$$

The current, I_{FB}, is 3 A as minimum value. Components, connected to FB pin, belong to the compensation loop, so they have to be selected taking into account the proper delay and loop stability. *Figure 39* and *Figure 40* show two different feedback networks.



In *Figure 39* C_{FB} capacitor, connected to FB pin, is used as part of the circuit to compensate the feedback loop but it is also an element to delay OLP shutdown owing to the time needed to charge the capacitor (see *Equation 8*).

After the start-up time, t_{SU} , during which the feedback voltage is fixed at V_{FBlin} , the output capacitor could not be at its nominal value and the controller detects this situation as an overload condition. In this case, OLP delay avoids the wrong device shutdown during the start-up.

Owing to the above considerations, OLP delay time must last to bypass the initial output voltage transient and check the overload condition only when the output voltage is in steady-state. The output transient time depends on the value of the output capacitor and on the load.

When C_{FB} capacitor value is too low and cannot ensure the OLP delay, an alternative compensation network can be used as showed in *Figure 40*. Two poles (f_{PFB} , f_{PFB1}) and one zero (f_{ZFB}) are introduced by C_{FB} and C_{FB1} capacitors and R_{FB1} resistor.

The capacitor C_{FB} introduces a pole (f_{PFB}) at higher frequency than f_{ZB} and f_{PFB1} . This pole compensates zero frequency due to ESR (equivalent series resistor) of the output capacitance of the flyback converter.

By taking into account the scheme in *Figure 40*, these poles and zero frequency are reported as follows:

Equation 9

$$f_{ZFB} = \frac{1}{2 \cdot \pi \cdot C_{FB} \cdot R_{FB}}$$

Equation 10

$$f_{\mathsf{PFB}} = \frac{\mathsf{R}_{\mathsf{FB}(\mathsf{DYN})} + \mathsf{R}_{\mathsf{FB1}}}{2 \cdot \pi \cdot \mathsf{C}_{\mathsf{FB}} \cdot (\mathsf{R}_{\mathsf{FB}(\mathsf{DYN})} \cdot \mathsf{R}_{\mathsf{FB1}})}$$

Equation 11

$$f_{\mathsf{PFB1}} = \frac{1}{2 \cdot \pi \cdot C_{\mathsf{FB1}} \cdot (\mathsf{R}_{\mathsf{FB1}} + \mathsf{R}_{\mathsf{FB}(\mathsf{DYN})})}$$

R_{FB(DYN)} is the dynamic resistance seen by FB pin and reported in Table 7.

 C_{FB1} capacitor fixes the OLP delay and usually it is much higher than $C_{FB.}$ *Equation 8* calculates the OLP delay time but C_{FB1} has to be considered. Using the alternative compensation network, the designer can satisfy the loop stability and OLP delay time.








Figure 39. FB pin configuration (minimal BOM)










Figure 41. Timing diagram: overload protection

Burst mode operation at no-load or very light load 8.14

When the load decreases, the feedback loop lowers the feedback pin voltage. If it falls down the burst mode threshold, $V_{\mbox{FBBm}}$, the power MOSFET doesn't switch on. After the MOSFET stops, the feedback pin voltage increases and by exceeding the level, V_{FBbm} + V_{FBbmhys}, the power MOSFET starts switching again. The burst mode thresholds are reported in Table 7 and Figure 42 shows this behavior. System alternates period of time where power MOSFET switches to period of time where power MOSFET doesn't switch; this device working mode is the burst mode. The power delivered to output during switching periods exceeds the load power demands; the excess of power is balanced by the period where no power is processed. The advantage of burst mode operation is an average switching frequency much lower than the normal operation working frequency, up to some hundred of hertz, minimizing all frequency-related losses. During the burst mode the drain current peak is clamped to the level, I_{D BM}, (see Table 7).



VIPer35




Figure 42. Burst mode timing: light load management

8.15 **Brown-out**

Brown-out protection is a not-latched shutdown function active when a condition of mains undervoltage is detected. The brown-out comparator is internally referenced to V_{BRth} threshold (see Figure 10) and disables the PWM if the voltage applied to BR pin is below this internal reference. Under this condition the power MOSFET turns off.

Until the brown-out condition is present, the V_{DD} voltage continuously oscillates between the V_{DDon} and the UVLO thresholds, as shown in the timing diagram of Figure 43. A voltage hysteresis improves the noise immunity.

The switching operation restarts as the voltage on the pin is above the reference plus the voltage hysteresis. The brown-out comparator is provided with a current hysteresis, IBRhvst. The designer has to set the rectified input voltage above which the power MOSFET starts switching after brown-out event, $V_{\text{INon}},$ and below which the power MOSFET switches off, V_{INoff.} Thanks to the I_{BRhyst}, see *Table 7*, these two thresholds can be set separately.

When V_{INon} and V_{INoff} levels are fixed, with reference to Figure 43, the following relationships can be established to calculate R_{H} and R_{L} resistors:

Equation 12

$$\mathsf{R}_{\mathsf{L}} = -\frac{\mathsf{V}_{\mathsf{B}\mathsf{R}\mathsf{h}\mathsf{y}\mathsf{s}\mathsf{t}}}{\mathsf{I}_{\mathsf{B}\mathsf{R}\mathsf{h}\mathsf{y}\mathsf{s}\mathsf{t}}} + \frac{\mathsf{V}_{\mathsf{I}\mathsf{N}\mathsf{o}\mathsf{n}} - \mathsf{V}_{\mathsf{I}\mathsf{N}\mathsf{o}\mathsf{f}} - \mathsf{V}_{\mathsf{B}\mathsf{R}\mathsf{h}\mathsf{y}\mathsf{s}\mathsf{t}}}{\mathsf{V}_{\mathsf{I}\mathsf{N}\mathsf{o}\mathsf{n}} - \mathsf{V}_{\mathsf{B}\mathsf{R}\mathsf{t}\mathsf{h}}} \cdot \frac{\mathsf{V}_{\mathsf{B}\mathsf{R}\mathsf{t}\mathsf{h}}}{\mathsf{I}_{\mathsf{B}\mathsf{R}\mathsf{h}\mathsf{y}\mathsf{s}\mathsf{t}}}$$

Equation 13

$$R_{H} = \frac{V_{INon} - V_{INoff} - V_{BRhyst}}{I_{BRhyst}} \cdot \frac{R_{L}}{R_{L} + \frac{V_{BRhyst}}{I_{BRhyst}}}$$

BRhyst






Figure 43. Brown-out: external setting and timing diagram

 V_{INon} must be less than the peak voltage at minimum mains and V_{INoff} voltage has to be less than the minimum voltage on the input bulk capacitor at minimum mains and maximum load.

BR pin is a high impedance input connected to high value resistors, thus it is ready to pick up noise, which might alter the V_{INoff} threshold when the converter operates or causes the undesired switch-off of the device during ESD tests.

The pin ca be bypassed to ground with a small film capacitor (1-10 nF) to prevent any malfunctioning.

If the brown-out function is not used, BR pin has to be connected to GND, ensuring that the voltage is lower than the minimum V_{DIS} threshold (50 mV, see *Table 7*). In order to enable the brown-out function, BR pin voltage has to be higher than the maximum V_{DIS} threshold (150 mV, see *Table 7*).



9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

9.1 SO16N package information




Figure 44. SO16N package outline



Dim.		mm			
	Min.	Тур.	Max.		
А			1.75		
A1	0.10		0.25		
A2	1.25				
b	0.31		0.51		
С	0.17		0.25		
D	9.80	9.90	10.00		
E	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
е		1.27			
h	0.25		0.50		
L	0.40		1.27		
k	0		8°		
CCC			0.10		

Table 11. SO16N mechanical data



9.2 SDIP10 package information




Figure 45. SDIP10 package outline

40/44



Table 12. SDIP to mechanical data						
Dim.		mm				
Dim.	Min.	Тур.	Max.			
A			5.33			
A1	0.38					
A2	2.92		4.95			
b	0.36		0.56			
b2	0.51		1.15			
С	0.2		0.36			
D	9.02		10.16			
E	7.62		8.26			
E1	6.1		7.11			
E2		7.62				
E3			10.92			
e		1.77				
L	2.92		3.81			

Table 12. SDIP10 mechanical data



10 Ordering information

Order code	F _{Osclim}	R _{DS(on)}	Peak drain current	Package
VIPER35LD				SO16N (tube)
VIPE35LDTR	136 kHz			SO16N (tape and reel)
VIPER35LE			1 A	SDIP10 (tube)
VIPER35HD	225 kHz	4.3 12		SO16N (tube)
VIPER35HDTR				SO16N (tape and reel)
VIPER35HE				SDIP10 (tube)

Table 13. Order codes



11 Revision history

Date	Revision	Changes
23-Feb-2015	1	First release.
19-Mar-2015	2	Updated title in cover page. Minor text changes.
08-Jul-2015	3	Document status promoted from preliminary data to production data. Updated Section 4: Electrical ratings. Minor text changes.
10-Feb-2016	4	Added SDIP10 package. Updated Figure 1 title in cover page from "Internal schematic diagram" to "Basic application schematic". Updated Section 3: Pin settings, Table 2: Pin description, Table 4: Thermal data and Section 10: Ordering information. Added Section 9.2: SDIP10 package information. Minor text changes.

Table 14	Document	revision	history
	Document	10131011	matory



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

