

Ultra-High-Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable

ABSOLUTE MAXIMUM RATINGS

V_{CC} to V_{EE}+12V
 Voltage on IN+, IN-, EN, OUT+,
 OUT-, RG, REF(V_{EE} - 0.3V) to (V_{CC} + 0.3V)
 Current Into IN+, IN-, RG, EN20mA
 Output Short-Circuit DurationIndefinite to GND

Continuous Power Dissipation (T_A = +70°C)
 16-Pin Narrow SO (derate 20mW/°C above +70°C) ...1600mW
 Operating Temperature Range-40°C to +85°C
 Storage Temperature Range-65°C to +150°C
 Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +5V, V_{EE} = -5V, V_{EN} = ≥2V, V_{CM} = 0, R_L = ∞, REF = GND, AVCL = +2V/V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage Range		Guaranteed by PSRR test	±4.5		±5.5	V
Input Common-Mode Voltage Range	V _{CM}	Guaranteed by CMRR test	-2.9		2.9	V
Differential Input Voltage Range	V _{DIFF}	Guaranteed by output swing test	-1.7		1.7	V
Input Offset Voltage	V _{OS}			15	65	mV
Input Offset-Voltage Temperature Coefficient	TC _{VOS}			12		μV/°C
Input Bias Current	I _B			10	55	μA
Input Offset Current	I _{OS}			0.25	45	μA
Differential Input Resistance	R _{IN}	-2.9V ≤ V _{IN} ≤ +2.9V		82		kΩ
		-2.9V ≤ V _{CM} ≤ +2.9V		170		
Gain	A _V	-3V ≤ V _{OUT} ≤ +3V		2		V/V
				(1 + 600/R _G)		
Gain Error		-3V ≤ V _{OUT} ≤ +3V, R _L = 100Ω		0.5	2	%
				2.6	8	
Gain-Error Drift		R _L = 100Ω		0.003		%/°C
Output Voltage Swing	V _{OUT}	R _L = 100Ω	±3.4	±3.7		V
		R _L = 50Ω	±3.3	±3.6		
Output Current Drive	I _{OUT}	R _L = 30Ω	90	120		mA
Power-Supply Rejection Ratio	PSRR	V _S = ±4.5V to ±5.5V	53	70		dB
Common-Mode Rejection Ratio	CMRR	-2.9V ≤ V _{CM} ≤ +2.9V	40	55		dB
Disable Output Resistance	R _{OUT(OFF)}	V _{EN} = 0, -3.5V ≤ V _{OUT} ≤ +3.5V, MAX4444		1.8		kΩ
EN Logic Low Threshold	V _{IL}				0.8	V
EN Logic High Threshold	V _{IH}			2		V
EN Logic Input Low Current	I _{IL}	V _{EN} = 0		2.2	10	μA
EN Logic Input High Current	I _{IH}	V _{EN} = 5V		2.6	10	μA
Quiescent Current	I _Q	V _{IN} = 0, V _{EN} = 5V		41	55	mA
		V _{IN} = 0, V _{EN} = 0		3.5	5.5	

Ultra-High Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = +5V, V_{EE} = -5V, V_{EN} = 5V, R_L = 100Ω, REF = GND, A_{VCL} = +2V/V, T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Small-Signal -3dB Bandwidth	BW _{SS}	V _{OUT} = 100mVp-p		550		MHz
Large-Signal -3dB Bandwidth	BW _{LS}	V _{OUT} = 2Vp-p		500		MHz
0.1dB Gain Flatness		V _{OUT} = 100mVp-p		80		MHz
Slew Rate (Note 1)	SR	V _{OUT} = 4V step	MAX4444	5000		V/μs
			MAX4445	3800		
		V _{OUT} = 2V step	MAX4444	2400		
			MAX4445	2000		
		V _{OUT} = 1V step		1200		
		V _{OUT} = 0.5V step		600		
Rise Time (Note 1)	t _{RISE}			650		ps
Fall Time (Note 1)	t _{FALL}	V _{OUT} = 4V step		825		ps
		V _{OUT} = 2V step		700		
		V _{OUT} = 1V step		700		
		V _{OUT} = 0.5V step		700		
Settling Time		Settle to 0.1% , V _{OUT} = 2V step		12		ns
SFDR		V _{OUT} = 2Vp-p	f _C = 100kHz	-65		dBc
			f _C = 5MHz	-60		
			f _C = 20MHz	-55		
			f _C = 100MHz	-35		
2nd-Harmonic Distortion		V _{OUT} = 2Vp-p	f _C = 100kHz	-65		dBc
			f _C = 5MHz	-62		
			f _C = 20MHz	-50		
			f _C = 100MHz	-35		
3rd-Harmonic Distortion		V _{OUT} = 2Vp-p	f _C = 100kHz	-90		dBc
			f _C = 5MHz	-72		
			f _C = 20MHz	-62		
			f _C = 100MHz	-55		
Differential Phase Error	DP	NTSC, R _L = 150Ω		0.05		degrees
Differential Gain Error	DG	NTSC, R _L = 150Ω		0.07		%
Input Noise Voltage Density	e _N	f = 100kHz (Note 2)		25		nV/√Hz
Input Noise Current Density	i _N	f = 100kHz		1.8		pA/√Hz
Output Impedance	Z _{OUT}	f = 10MHz		0.7		Ω
Enable Time	t _{SHDN(ON)}	V _{IN} = 1V, V _{OUT} settle to within 10%		80		ns
Disable Time	t _{SHDN(OFF)}	V _{IN} = 1V, V _{OUT} settle to within 10%		200		ns
Power-Up Time	t _{ON}	V _{IN} = 1V, V _{OUT} settle to within 10%		0.5		μs
Power-Down Time	t _{OFF}	V _{IN} = 1V, V _{OUT} settle to within 10%		0.3		μs

Note 1: Input step voltage has <100ps rise (fall) time. Measured at the output from 10% to 90% (90% to 10%) level.


Note 2: Includes the current noise contribution through the on-die feedback resistor.

MAX4444/MAX4445

Ultra-High-Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable

Typical Operating Characteristics










($V_{CC} = +5V$, $V_{EE} = -5V$, $V_{EN} = 5V$, $V_{IN} = V_{IN+} - V_{IN-}$, $R_L = 100\Omega$, $REF = GND$, $A_V = +2V/V$, $T_A = +25^\circ C$, unless otherwise noted.)



Ultra-High-Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable










MAX4444/MAX4445

Typical Operating Characteristics (continued)
($V_{CC} = +5V$, $V_{EE} = -5V$, $V_{EN} = 5V$, $V_{IN} = V_{IN+} - V_{IN-}$, $R_L = 100\Omega$, $REF = GND$, $A_v = +2V/V$, $T_A = +25^\circ C$, unless otherwise noted.)



Ultra-High-Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable


Typical Operating Characteristics (continued)
($V_{CC} = +5V$, $V_{EE} = -5V$, $V_{EN} = 5V$, $V_{IN} = V_{IN+} - V_{IN-}$, $R_L = 100\Omega$, $REF = GND$, $A_v = +2V/V$, $T_A = +25^\circ C$, unless otherwise noted.)



Ultra-High-Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable

MAX4444/MAX4445

Typical Operating Characteristics (continued)
($V_{CC} = +5V$, $V_{EE} = -5V$, $V_{EN} = 5V$, $V_{IN} = V_{IN+} - V_{IN-}$, $R_L = 100\Omega$, $REF = GND$, $A_v = +2V/V$, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Description

PIN		NAME	FUNCTION
MAX4444	MAX4445		
1, 2	1, 2	V_{CC}	Positive Power-Supply Input. Bypass with a $0.1\mu F$ capacitor to GND.
3	3	IN-	Inverting Amplifier Input
4, 5	—	N.C.	No Connection. Not internally connected. Connect to GND for best AC performance.
—	4, 5	RG	Resistor Gain Input. Connect a resistor between these pins to set closed-loop gain (Figure 1).
6	6	IN+	Noninverting Amplifier Input
7, 8, 11–14	7, 8, 11–14	V_{EE}	Negative Supply Input. Bypass with a $0.1\mu F$ capacitor.
9	9	EN	Active-High Enable Input. Connect to V_{CC} for normal operation. Connect to GND for disable mode.
10	10	REF	Reference Input. Connect to midpoint of the two power supplies.
15	15	OUT	Amplifier Output
16	16	GND	Ground

Ultra-High-Speed, Low-Distortion, Differential-to-Single-Ended Line Receivers with Enable




Figure 1. Setting the Amplifier Gain

Detailed Description

The MAX4444/MAX4445 differential-to-single-ended line receivers offer high-speed and low-distortion performance, and are ideally suited for video and RF signal-processing applications. These receivers offer a small-signal bandwidth of 550MHz and have a high slew rate of up to 5000V/μs. Their 120mA output capability allows them to be directly coupled to data acquisition systems.

Applications Information

Grounding Bypassing

Use the following high-frequency design techniques when designing the PC board for the MAX4444/MAX4445.

- Use a multilayer board with one layer dedicated as the ground plane.
- Do not use wire wrap or breadboards due to high inductance.
- Avoid IC sockets due to high parasitic capacitance and inductance.
- Bypass supplies with a 0.1μF capacitor. Use surface-mount capacitors to minimize lead inductance.
- Keep signal lines as short and straight as possible. Do not make 90° turns. Use rounded corners. Do not cross signal paths if possible.
- Ensure that the ground plane is free from voids.

Low-Power Enable Mode

The MAX4444/MAX4445 are disabled when EN goes low. This reduces supply current to only 3.5mA. As the output becomes higher impedance, the effective impedance at the output for the MAX4444 is 1.8kΩ. The effective output impedance for the MAX4445 is 1.8kΩ plus RGAIN.




Figure 2. Using an Isolation Resistor for High Capacitive Loads

Setting Gain (MAX4445)

The MAX4445 is stable with a minimum gain configuration of +2V/V. RGAIN, connected between the RG pins, sets the gain of this device as shown in Figure 1. Calculate the expected gain as follows:

$$\text{Gain} = (1 + 600 / \text{RGAIN})$$

Driving Capacitive Loads

The MAX4444/MAX4445 are designed to drive capacitive loads. However, excessive capacitive loads may cause ringing or instability at the output as the phase margin of the device reduces. Adding a small series isolation resistor at the output helps reduce the ringing but slightly increases gain error (Figure 2). For recommended values, see *Typical Operating Characteristics*.

Coaxial Line Driver

The MAX4444/MAX4445 are well suited to drive coaxial cables. Their high output current capability can easily drive the 75Ω characteristic impedance of common coaxial cables. Adjust the gain of the MAX4445 to compensate for cable losses to maintain the required levels at the input of the next stage.

Chip Information

TRANSISTOR COUNT: 254

SUBSTRATE CONNECTED TO V_{EE}

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.