#### **Operating Conditions** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>	Analog block supply voltage	3.0	V
	V <sub>DD</sub>	Digital block supply voltage	3.0	V
Operating supply voltage range	V <sub>CC</sub> op		2.6 to 3.6	V
	V <sub>DD</sub> op		2.5 to 3.6	V
	V <sub>IO</sub> op	Interface voltage	2.2 to 3.6	V

Note : Supply voltage V\_{IO} equal V\_{DD}, or V\_{IO} \leq V\_{DD} & V\_{IO}  $\geq$  2.2 V

\* Stabilize the service voltage so as not to cause the voltage change by the noise etc.

# **Operating Characteristics** at Ta = 25°C, $V_{CC}$ = 3.0V, $V_{DD}$ = 3.0V, Volume =15/16, Soft Mute = 1/Soft Stereo = off with the designated test circuit

Output level set with Radio Control 1 of control register map (0Dh Bit0, Bit1, Bit5 set to '1', '1')

Control 2 of control register map (0Dh Bit1 set to '1')

In addition, Set IF OSC = 170kHz, IF BW = 100% (Radio Control 1 : 0D Bit6, Bit7 set to '1', '1')

Deremeter	Cumbol	Conditions		Ratings		Linit
Parameter	Symbol	Conditions	min	typ	max	Unit
Current drain	I <sub>CC</sub> A	Analog block at 60dBµV EMF input		12	17	mA
(in operation)	ICCD	Digital block at 60 dBµV EMF input		0.3	0.8	mA
Current drain	ICCA	Analog standby mode		3	30	μA
(in standby)	ICCD	Digital standby mode		3	30	μA
FM receive band	F_range	Refer to PCB mounting conditions to cover the FM receive band of 76M to 108MHz	76		108	MHz
FM receive characteristics; MONC	<b>D</b> : fc = 80MHz, fr	m = 1kHz, 22.5kHzdev. Note that Soft_mute = 1, S	Soft_stereo fur	nction OFF, IH	IF-BPF used	
3dB sensitivity	-3dB LS	60dBµV, 22.5kHzdev output standard, -3dB input.		5	17	dBµV EMF
Practical sensitivity 1	QS1	Input at S/N = 30dB De-emphasis = 75µs, SG open display		8	16	dBµ∨ EMF
Practical sensitivity 2 (Reference)	QS2	Input at S/N = 26dB De-emphasis = 75µs, SG terminal display		1.10		μV
Demodulation output	Vo	60dBμV EMF, pin 19 output	80	110	160	mVrm
Channel balance	СВ	60dBµV EMF, pin 18 output/pin 19 output	-2	0	2	dB
Signal-to-noise ratio	S/N	60dBμV EMF, pin 19 output	48	58		dB
Total harmonic distortion 1 (MONO)	THD1	60dBµV EMF, pin 19 output, 22.5kHz dev.		0.4	1.5	%
Total harmonic distortion 2 (MONO)	THD2	60dBµV EMF, pin 19 output, 75.0kHz dev.		1.3	3	%
Field intensity display level	FS	Reg1Dh_bit0 = OFF Input level at which Reg02h_bit1-3 change from 1 to 2.	3	10	20	dBμ\ EMF
Mute attenuation	Mute-Att.	60dBµV EMF, pin 19 output	60	70		dB
FM receive characteristics ; STER	EO characteris	tics : fc = 80MHz, fm = 1kHz, V <sub>IN</sub> = 60dBμV EMF	, Pilot = 10%	(7.5kHzdev), M	MPX-Filter us	sed
Separation	SEP	L-mod, pin 19 / pin 18 output L+R signals = 30% (22.5kHz dev.)	20	35		dB
Total harmonic distortion (Main)	THD-ST1	Main-mod (for L + R input), 19 output IHF BPF L+R signals = 30% (22.5kHzdev.)		0.6	1.8	%

#### Interface block allowable operation range at Ta = -20 to $+70^{\circ}C$ , $V_{SS} = 0V$

Parameter	Ourseland	mbol Conditions		Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Supply voltage	V <sub>DD</sub>		2.5		3.6	V	
Digital block input	VIH	High-level input voltage range	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	VIL	Low-level input voltage range	0		0.1V <sub>DD</sub>	V	
Digital block output	IOL	Output current at Low level	2.0			mA	
	V <sub>OL</sub>	Output voltage at Low level I <sub>OL</sub> = 2mA			0.6	V	
External clock operating frequency	fclk_ext	Clock frequency for external input	32k	32.768k	20M	Hz	

Note : External clock input (pin 12) allows also input of the sine wave signal.

## **Package Dimensions**

unit : mm (typ) 3393



### **Pin Assignment**



### **Block Diagram**



### **Pin Function**

Pin No.	Pin name	Description	Pin voltage	Internal equivalent circuit
1	FM-ANT1	Antenna input	1V	
2	FM-ANT2	For pin 1 single input, pin 2 is set to AC_GND via capacity		Vstabi ANT1 1 1 1 1 1 1 1 1
3	V <sub>I/O</sub>	Digital interface supply voltage Power pin dedicated to the interface input/output elements	VI/O	V_I/O (3) $(1)$
4	VDD	Digital supply voltage Power pin for digital block	V <sub>DD</sub>	VDD (4)
5	INT	Interrupt line Output pin dedicated to interrupt (hardware output: used for options)		
6	SDA	Digital interface DATA ine Bidirectional data line. Pull up to Vio line with $3.3k\Omega$ to $10k\Omega$ resistor		C 250kΩ C 250kΩ C T T data T T T data
7	SCL	Digital interface Clock line		
8 9 10 11	Package-GND	GND for package-shield BND pin for package shield	(GND)	
12	Ext_CLK_IN	Reference clock-source input for measurement External standard CLK input pin.		

Continued on next page.

Pin No.	Pin name	Description	Pin voltage	Supplement
13	V <sub>CC</sub>	Analog supply voltage Power pin for analog (tuner) block	V <sub>CC</sub>	V <sub>CC</sub> 13 Bias Regulater TTT
14	Vstabi	Stabilizer voltage Local oscillator reference bias pin. NC pin to be used	2.6V	· V <sub>CC</sub> Vstabi. line for each block 14 Bias Regulater OSC block
15	. NC	Keep this open		
16	FLL_LPF	LPF for FLL LPF pin for noise decrease when FLL operates. Capacity(0.47µF to 1.0µF) is added this pin and between Vstabi pin of 14pin. NC pin to be used		
17	MPX_OUT	MPX-signal output Stereo decoder input monitor pin. NC pin to be used	2.3V	Vstabi 100Ω 17 WV L
18	LINE-OUT-R	Radio Rch Line-output Audio R_ch output	1.2V	Vstabi Vstabi
19	LINE-OUT-L	Radio Lch Line-output Audio L_ch output	1.2V	
20 21 22 23	Package-GND	GND for package-shield GND pin for package shield	(GND)	
24	GND	GND (Analog and Digital GND) GND pin for analog (FM tuner) block and digital (control) block	(GND)	

### Format of Bus Transfers

Bus transfers are primarily based on the I2C primitives

- Start condition
- Repeated start condition
- Stop condition
- Byte write
- Byte read

Start, restart, and stop conditions are specified as shown in Table 1 below.



Fig. 1 the I<sup>2</sup>C start, repeated start and stop conditions.

For details, like timing, etc., refer to specifications of I<sup>2</sup>C.

8-bit write

8-bit data is sent from the master microcomputer to LV24250LS.

Data bit consists of MSB first and LSB last.

Data transmission is latched at the rising edge of SCL in synchronization with the SCL clock generated at the master IC. Do not change data while SCL remains HIGH.

LV24250LS outputs the ACK bit between eighth and ninth falling edges of SCL



Fig. 2 Signal pattern of the I<sup>2</sup>C byte write

Read is of the same form as write, only except that the data direction is opposite. Eight data bits are sent from LV24250LS to the master while Ack is sent from the master to LV24250LS.



Fig. 3 Signal pattern of the I<sup>2</sup>C byte read

The serial clock SCL is supplied from the master side. It is essential that data bit is output from LV24250LS in synchronization with the falling edge while the master side performs latching at the rising edge.

LV24250LS latches ACK at the rising edge.

The sequence to write data D into the register A of LV24250LS is shown below.

- Start condition
- write the device address (C0h)
- write the register address, A
- write the target data, D
- stop condition



Fig. 4 Register write through I<sup>2</sup>C

When one or more data has been provided for writing, only the first data is allowed to be written.

### Read sequence

- start condition
- write the device address (C0h)
- write the register address, A
- repeated start condition (or stop + start in a single master network)
- write the device address + 1 (C1h)
- read the register contents D, transmit NACK (no more data to be read)
- stop condition



Fig. 5 Register read through I<sup>2</sup>C

### Interrupt Pin INT

LV24250LS has the dedicated interrupt output pin. For the active level to the host, either LOW or HIGH can be selected. The INT output pin is kept floating while the PWRAD bit is cleared during initialization.

Therefore, to avoid influence on the CPU side during initialization, it is recommended to secure the non-active state by means of the pull-up or pull-down resistor.

This enables direct INT output connection to non-masking interruption of the host CPU.

### Digital interface specification (interface specification : reference)

(1). Characteristics of SDA and SCL bus line relative to the I<sup>2</sup>C bus interface



Deventer	0 stat	Standard	-mode	High_Spee			
Parameter	Symbol	min	max	min	max	unit	
SCL clock frequency	F <sub>SCL</sub>	0	100	0	400	kHz	
Fall time of both SDA and SCL	Tf		300	20+0.1Cb	300	ns	
Rise time of both SDA and SCL	Tr		1000	20+0.1Cb	300	ns	
High time of SCL	T <sub>HIGH</sub>	4.0		0.6		μS	
Low time of SCL	TLOW	4.7		1.3		μS	
Hold time of STAT condition	T <sub>HD</sub> ; STA	4.0		0.6		μS	
Hold time of Data	T <sub>HD</sub> ; DAT	0	3.45	0	0.9	μS	
Set-up time of STAT condition	T <sub>SU</sub> ; STA	4.7		0.6		μS	
Set-up time of STOP condition	T <sub>SU</sub> ; sto	4.0		0.6		μS	
Set-up time of Data	T <sub>SU</sub> ; DAT	250		100		ns	
Bus free time between a STOP and	T <sub>BUF</sub>	4.7		1.3		μS	
Capacitivie load for each bus line	Cb		400		400	pF	

\*Cb = Total capacitance of one bus line

### (2). Register map (On Register Map)

#### Following is Sub address map of LV24250LS. Each register becomes 8-bit constitution.

Address	Register Name	Mode	Remark
00h	CHIP_ID	R/W	Chip ID
02h	RADIO_STAT	R	Status of Radio Station
0Bh	RFCAP	R/W	RF Cap bank
0Dh	RADIO_CTRL1	R/W	Radio Control 1
0Eh	RADIO_CTRL2	R/W	Radio Control 2
0Fh	RADIO_CTRL3	R/W	Radio Control 3
10h	TNPL	R	Tune Position Low
11h	TNPH_STAT	R	Tune Position High and Status
19h	REF_CLK_PRS	R/W	Reference clock pre-scalar
1Ah	REF_CLK_DIV	R/W	Reference clock divider
1Bh	REF_CLK_OFF	R/W	Reference clock offset
1Dh	SCN_CTRL	R/W	Scan control
1Eh	TARGET_VAL_L	R/W	Target value Low
1Fh	TARGET_VAL_H	R/W	Target value High

R : Read only register R/W : Read and Write register

### (3). Register description (ON Contents of each Register)

### Register 00h – CHIP\_ID – Chip identify register (Read/Write)

			ID [7	7 · 01				
			19 [1					
bit 7-0 : ID [7 : 0] : 8-bit chip ID.								
	LV24250LS	: 15h						

### Register 02h – RADIO\_STAT – Radio station status (Read-Only)

7	6	5	4	3	2	1	0			
RAD_IF	N/A	N/A	MO_ST		FS [2 : 0]		SF5DB			
bit 7 :	RAD_IF : R	adio interrupt flag.								
	0 = no ini	terrupt								
	1 = interr	upt								
	Note :									
When status (f	ield strength, stereo	/mono) changes, th	is bit is set.							
	RQ pin is enabled, Ir		• •							
This bit is clea	red by register read.	In stand-by mode (	PW_RAD = 0), this	bit is 1						
bit 6-5 :	NA [1 : 0] :	NA [1 : 0] : NA 0 fixed								
bit 4 :	<b>MO_ST</b> : M	ono/stereo indicato	r							
	0 = Force	0 = Forced monaural								
	1 = Norm	nal (Receiving in ste	ereo mode)							
bit 3-1	FS [2 : 0] :	Fieldstrength :								
	0 = Low 1	field strength								
	 7 = High	field strength								
bit 0 :	SF5DB : Fi	eldstrength +5dB :								
	0 = FS5d	•								
	1 = FS5d	IB UP								
For details, refer	to Application note.									

### Register 0Bh – RFCAP – RF Cap bank (Read/Write)

7	6	5	4	3	2	1	0		
RFCAP [7 : 0]									
bit 7-0 :									

7	6	5	4	3	2	1	0			
IF_SEL	IFBWSEL	AGC_SPD	DEEM	ST_M	nMUTE	VOL [1	: 0]			
bit 7 :	_	Frequency Setting	1							
	0 = 150k									
	1 = 170k	Hz								
bit 6 :	IFBWSEL :	IF band width sett	ing							
	0 = 50%									
	1 = 100%	6								
bit 5 :	<b>VOL_2</b> : Vo	olume setting								
	For detail	ils, refer to Bit0,1 fo	or RADIO_CTRL1							
bit 4 :	DEEM : de-emphasis									
	0 = 50µs : Korea, China, Europe, Japan									
	1 = 75μs	USA								
bit 3 :	ST_M : Ste	reo/mono setting								
	0 = Stere	eo enabled								
	1 = Stere	eo disabled (mono	mode)							
bit 2 :	nMUTE : A	udio Mute								
	0 = Mute	On								
	1 = Mute	Off								
bit 1-0 :		: Volume Setting		1 4D16 14 D161	CRADIO CTRI O					
		-	-	nation 4Bit with Bit1 c	TRADIO_CTRL2.					
	voi_3 v 0	/ol_2 Vol_1 Vol_0	): Minimum level							
	0	0 0 1								
	0	0 1 0								
	 1	1 1	I : Max level							

Register 0Eh – RADIO\_CTRL2 – Radio control 2 (Read/Write)

7	6	5	4	3	2	1	0			
SOFTST [2 : 0]			SOFTMU [2 : 0]			STABI_BP				
bit 7-5 :	SOFTST [2 : 0] : Soft Stereo setting									
	000b = Soft stereo level 3									
	001b = Disable soft stereo									
	010b = S	oft stereo level 1 (	*)							
	100b = S	oft stereo level 2								
	Note : do	o not use without th	nese value.							
	(*) : recor	mmended setting								
bit 4-2 :	SOFTMU [2									
	000b = S									
	001b = Disable soft audio mute									
	010b = Soft audio mute level 1									
	100b = Soft audio mute level 2 (*)									
	Note : do	o not use without th	nese value.							
	(*) : recor	mmended setting								
bit 1 :	<b>VOL_3</b> : Vo	lume setting								
	For detai	ls, refer to Bit0,1 fo	or RADIO_CTRL1							
bit 0 :	STABI_BP	: Internal regulator	by-pass bit							
	0 = Interr	al regulator opera	ite (normal)							
	1 = Internal regulator by-pass									

7	6	5	4	3	2	1	0			
IPOL	SM_IE	RAD_IE	SD_PM	nIF_PM		_CFG [1 : 0]	PW_RAD			
bit 7 :		rupt (IRQ) Polarity		_						
		active high								
		active low								
bit 6 :	SM_IE : Co	mmand end interru	pt							
	0 = Disab	ble								
	1 = Enab	le								
bit 5 :	RAD IF B	adio Interrupt (field	strength/stereo.ch	anges)						
bit o .	0 = Disat		ou ongui votor co one							
	1 = Enab									
bit 4 :	SD_PM : Stereo decoder clock PLL mute									
	0 = SD PLL On (Normal Operation)									
	1 = SD P	LL Off (Adjustment)	)							
bit 3 :	nIF_PM : IF	PLL mute								
		L Off (Adjustment)								
	1 = IF PL	L On (Normal Oper	ation)							
bit 2-1 :	EXT_CLK_	CFG [1:0]: Exterr	nal Clock Setting							
	EXT_CLK_CFG	G [1 : 0]	Reference clock							
	00		Off							
	01		NA:Do not use							
	10 Oscillator clock source / 32									
	(for high frequency source)									
	11 Oscillator clock source									
			(for low frequency	source)						
bit 0 :	PW_RAD :	Radio Circuit Powe	r							
	0 = Powe	er Off (Stand-by).								
	1 = Powe	er On								
Not	te : At the time of start	. PW RAD become	es 0 (Stand-bv)							

# Register 10h – TNPL – Tune position low (Read-Only)

7	6   5   4   3   2   1   0										
	TUNEPOS [7 : 0]										
bit 7-0 :	bit 7-0 : TUNEPOS [7 : 0] : Current RF Frequency (Low 8bit)										

7	6	5	4	3	2	1	0	
	ERROR [2 : 0]		SM_IF	TUNED	NA	TUNEPC	S [9 : 8]	
bit 7-5 :	ERROR [2 :	0] : Error Code						
	ERROR [2 :	ERROR [2 : 0]						
	0		OK, Comman	d end (No Error)				
	1		Default value	after or during reset				
	2		Band Limit Er	or				
	3		DAC Limit Err	or				
	6		Command for	Command forced End				
	7		Command bus					
	1 = Interro							
This bit is set w	hen the command is o	ver. When the IR	Q pin interrupt is allo	wed, the pin status is	changed, Reading	this register causes	s clearing.	
This bit is set w bit 3 :	hen the command is o	over. When the IRe adio tuning Flag	Q pin interrupt is allo	wed, the pin status is	changed, Reading	this register causes	s clearing.	
	then the command is o <b>TUNED</b> : Ra 0 = No tur	adio tuning Flag ne	Q pin interrupt is allo	wed, the pin status is	changed, Reading	this register causes	s clearing.	
	when the command is o <b>TUNED</b> : Ra 0 = No tu 1 = Tuneo	adio tuning Flag ne d			changed, Reading	this register causes	s clearing.	
	when the command is o <b>TUNED</b> : Ra 0 = No tuu 1 = Tuneo <b>Note :</b> This i	adio tuning Flag ne d flag is set when T	uned or a station sea		changed, Reading	this register causes	s clearing.	
	when the command is o <b>TUNED</b> : Ra 0 = No tuu 1 = Tuneo <b>Note</b> : This This flag is o	adio tuning Flag ne d flag is set when T cleared under 3 co			changed, Reading	this register causes	s clearing.	
	when the command is o <b>TUNED</b> : Ra 0 = No tuu 1 = Tuneo <b>Note :</b> This i	adio tuning Flag ne d flag is set when T cleared under 3 co D = 0	uned or a station sea		changed, Reading	this register causes	s clearing.	
	when the command is o <b>TUNED</b> : Ra 0 = No tu 1 = Tuneo <b>Note</b> : This This flag is o (1) PW_RAE	adio tuning Flag ne d flag is set when T cleared under 3 co D = 0 irequency	uned or a station sea		changed, Reading	this register causes	s clearing.	
	when the command is o <b>TUNED</b> : Ra 0 = No tu 1 = Tuneo <b>Note</b> : This This flag is o (1) PW_RAE (2) Tuning F	adio tuning Flag ne d flag is set when T cleared under 3 co D = 0 irequency	uned or a station sea		changed, Reading	this register causes	s clearing.	

### Register 19h – REF\_CLK\_PRS – Reference clock prescaler (Read/Write)

-				-						
7	6	5	4	3	2	1	0			
	REFPRE [2 : 0]			REFMOD [4 : 0]						
bit [7:5]:	bit [7 : 5] : REFPRE [2 : 0] : Reference Clock pre- scaler									
	0 = 1 : 1									
	1 = 1 : 2									
	7 = 1:128									
bit [4 : 0] :	REFMOD [	4:0]:5-bit slope c	orrection							

### Register 1Ah – REF\_CLK\_DIV – Reference clock divider (Read/Write)

7	6	5	4	3	2	1	0				
REFDIV [7 : 0]											
Bit 7-0 :	0 : Divide 1 : Divide 	: <b>0]</b> : Reference Clo er Value = 1 er Value = 2 rider Value = 256	ock Divider								

# Register 1Bh -REF\_CLK\_OFF - Reference clock offset (Read/Write)

7	7 6 5 4 3 2 1 0										
	REFOFFS [7 : 0]										
Bit 7-0 :	Bit 7-0 : <b>REFOFFS [7 : 0] :</b> Offset register for the spread of reference clock										

7	6	5	4	3	2	1	0
GRID	[1:0]	FLL_ON	FLL_MODE		FS [2 : 0]		SHF5DB
bit 7-6 :	GRID [1 : 0	] : FM station searc	ch frequency interva	l:			
	0 = IFSD	set					
	1 = 50kH	lz grid					
	2 = 100k	Hz grid					
	3 = 200k	Hz grid					
bit 5 :	FLL_ON : F	LL Control					
	0 = FLL 0	OFF					
	1 = FLL (	NC					
	During se	etting of the FM fre	quency and during s	eek, keep this OFF	. Turn it ON after tur	ning.	
bit 4 :	Reserved : However,		ity is added to 16pin, a	and it uses it as Smoo	thing Filter(FLL_LPF	).	
bit 3-1 :		Field strength settir setting of IFSD.	ng at the time of FM	station search and	a frequency adjustn	nent bit	
bit 0 :	SHF5DB : S	Scan stop level +5d	B				

### Register1Eh – TARGET\_VAL\_L – Target Value Low Register (Read/Write)

7	6 5 4 3 2 1 0									
TARGET [7 : 0]										
bit 7-0 :	TARGET [7	: 0] : Target freque	ncy low 8 bit :							
	Tuning frequency or Limit Frequency for FM Station Search									

# Register 1Fh – TARGET\_VAL\_H – Target Value High Register (Read/Write)

7	6	5	4	3	2	1	0				
TARGET [15 : 8]											
bit 7-0 : TARGET [15 : 8] : Target frequency High 8 bit :   Target value of oscillator calibration, Tuning frequency value or limit frequency value for station search   Note : GRID [1 : 0] is not 0 TARGET [15 : 14] has different definition											
With radio power executed.	ON, lower eight bits	s of the target freque	ency are set. Then,	set higher eight bits	s of the target freque	ency to this register.	. The command is				

# **Test Circuit**



### **Application Circuit**



### Cautions for mounting of IC

- Note1 : For external part constant, the recommended value is described. Since the constant may differ during actual use with the set mounted, be sure to consider optimization.
- Note2 : The single input antenna application has been described. The difference input is also possible (The signal input from 1pin and 2pin: Refer to the application note for details).
- Note3 : If the spike noise between MPU and IC is large during communication, it is recommended to add limiting resistors R1, R2, and R3 between MPU and IC. 0Ω at 1.8V.
- Note4 : To reduce noise from power supply, add a capacitor between V<sub>CC</sub> GND and between V<sub>DD</sub> GND.
- Note5 : The I<sup>2</sup>C bus communication line requires pull-up resistors R5 and R6. The commonly-employed resistance value is 4.7k (4.7k to 10k). Set the pull-up voltage to the same one of V<sub>IO</sub> of LV24250LS. (Supply from the same source as V<sub>IO</sub> and V<sub>DD</sub> is recommended.
- Note6 : Please use the INT pin arbitrarily. Recommended to open when unused. The INT pin becomes unstable at IC startup. To protect MPU from any effects during startup, it is recommended to add either the pull-up or pull-down resistor to set the non-active mode. (This is not necessary when the MPU can be set to non-active by a software during initialization.

### PCB Mounting Conditions to cover the FM Receiving Area of 76M to 108MHz

LV24250LS's PCB mounting conditions



• LV24250LS has an inductor for local oscillator on the package bottom side. In order to cover the receiving frequency range of 76MHz to 108MHz, provide the GND layer to the first layer of Side A of PCB that is directly below the package bottom side, as shown in the figure.

### **Recommended layout of PCB substrate**





IC directly-below\_PCB recommended GND patten diagram

- With this SPL, the receiving frequency is measured under the following conditions :
- The X-value can be set freely between Min = 2.00mm and Max = 2.60mm with reference to IC. (The X-value for Our Demo Board is 2.4mm.)
- The Y-value can be set freely between Min = 1.00mm and Max = 2.40mm with reference to IC. (The Y-value for Our Demo Board is 2.30mm.)
- Avoid providing another wiring within 0.4mm of bottom layer of PCB\_GND as much as possible.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized usplication, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.