



PIN CONFIGURATIONS 48- ball mini BGA (6mm x 8mm) (Package Code B)



44-Pin mini TSOP (Type II) (Package Code T)



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



TRUTH TABLE

						I/O PIN
Mode	WE	CS1	ŌĒ	ĪΒ	ŪΒ	I/O0-I/O7 I/O8-I/O15 VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z High-Z IsB1, IsB2
	Χ	Χ	Χ	Н	Н	High-Z High-Z IsB1, IsB2
Output Disabled	Н	L	Н	L	Χ	High-Z High-Z Icc
	Н	L	Н	Χ	L	High-Z High-Z Icc
Read	Н	L	L	L	Н	Douт High-Z Icc
	Н	L	L	Н	L	High-Z Douт
	Н	L	L	L	L	D оит D оит
Write	L	L	Х	L	Н	Dın High-Z lcc
	L	L	Χ	Н	L	High-Z DIN
	L	L	Χ	L	L	Din Din

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.2 to VDD+0.3	V	
V _{DD}	VDD Related to GND	-0.2 to VDD+0.3	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Note

OPERATING RANGE (VDD)

Range	Ambient Temperature	IS62WV25616ALL	IS62WV25616BLL
Commercial	0°C to +70°C	1.65V - 2.2V	2.5V-3.6V
Industrial	–40°C to +85°C	1.65V - 2.2V	2.5V-3.6V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V DD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
		Iон = -1 mA	2.5-3.6V	2.2		V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.65-2.2V	_	0.2	V
		lol = 2.1 mA	2.5-3.6V		0.4	V
VIH	Input HIGH Voltage		1.65-2.2V	1.4	$V_{DD} + 0.2$	V
			2.5-3.6V	2.2	$V_{DD} + 0.3$	V
$V_{IL}^{(1)}$	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.8	V
Iц	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$		– 1	1	μΑ
ILO	Output Leakage	$GND \leq Vout \leq Vdd, O$	utputs Disabled	–1	1	μΑ

Notes: 1. V_{IL} (min.) = -1.0V for pulse width less than 10 ns.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect reliability.



IS62WV25616ALL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 70	Unit	
Icc	VDD Dynamic Operating Supply Current	VDD = Max., IOUT = 0 mA, f = fmax	Com. Ind.	25 30	mA	
Icc1	Operating Supply Current	$V_{DD} = Max., \overline{CS1} = 0.2V$ $\overline{WE} = V_{DD}-0.2V$ $f=1_{MHZ}$	Com. Ind.	10 10	mA	
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\overline{CS1} = V_{IH}, f = 1 \text{ MHz}$ OR	Com. Ind.	0.35 0.35	mA	
	ULB Control	$\frac{V_{DD}}{CS1} = Max., V_{IN} = V_{IH} \text{ or } V_{I}$ $\frac{V_{DD}}{CS1} = V_{IL}, f = 0, \overline{UB} = V_{IH},$				
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{split} & \frac{V_{DD} = Max.,}{\overline{CS1} \geq V_{DD} - 0.2V,} \\ & V_{IN} \geq V_{DD} - 0.2V, \text{ or } \\ & V_{IN} \leq 0.2V, f = 0 \\ & \textbf{OR} \end{split}$	Com. Ind.	15 15	μА	
	ULB Control	$V_{DD} = Max., \overline{CS1} = V_{IL},$ $V_{IN} \le 0.2V, f = 0; \overline{UB} / \overline{LB} = 0$	= V _{DD} - 0.2V			

IS62WV25616BLL, POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 55	Max. 70	Unit
Icc	VDD Dynamic Operating Supply Current	VDD = Max., IOUT = 0 mA, f = fMAX	Com. Ind.	40 45	35 40	mA
lcc1	Operating Supply Current	$V_{DD} = Max., \overline{CS1} = 0.2V$ $\overline{WE} = V_{DD}-0.2V$ $f=1_{MHZ}$	Com. Ind.	15 15	15 15	mA
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\overline{CS1} = V_{IH}, f = 1 \text{ MHz}$ OR	Com. Ind.	0.35 0.35	0.35 0.35	mA
	ULB Control	$\frac{V_{DD}}{CS1} = Max., V_{IN} = V_{IH} \text{ or } V_{IN}$				
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{aligned} & \frac{V_{DD} = Max.,}{CS1} \geq V_{DD} - 0.2V,\\ & V_{IN} \geq V_{DD} - 0.2V, \text{ or }\\ & V_{IN} \leq 0.2V, f = 0 \\ & \textbf{OR} \end{aligned}$	Com. Ind. typ. ⁽¹⁾	15 15 3	15 15	μΑ
	ULB Control	$V_{DD} = Max., \overline{CS1} = V_{IL},$ $V_{IN} \le 0.2V, f = 0; \overline{UB} / \overline{LB} :$	= V _{DD} – 0.2V			

Note:

^{1.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C. Not 100% tested.



CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	8	pF	
Соит	Input/Output Capacitance	Vout = 0V	10	pF	

Note

ACTEST CONDITIONS

Parameter	IS62WV25616ALL (Unit)	IS62WV25616BLL (Unit)	
Input Pulse Level	0.4V to V _{DD} -0.2V	0.4V to V _{DD} -0.3V	
Input Rise and Fall Times	5 ns	5ns	
Input and Output Timing and Reference Level	VREF	VREF	
Output Load	See Figures 1 and 2	See Figures 1 and 2	

	IS62WV25616ALL	IS62WV25616BLL
	1.65V-2.2V	2.5V - 3.6V
R1(Ω)	3070	3070
$\mathbf{R2}(\Omega)$	3150	3150
VREF	0.9V	1.5V
Vтм	1.8V	2.8V

ACTEST LOADS




Figure 1




Figure 2

^{1.} Tested initially and after any design or process changes that may affect these parameters.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		55 ns		70 n	70 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	55	_	70	_	ns	
taa	Address Access Time	_	55	_	70	ns	
t oha	Output Hold Time	10	_	10	_	ns	
t _{ACS1}	CS1 Access Time	_	55	_	70	ns	
t DOE	OE Access Time	_	25	_	35	ns	
thzoe(2)	OE to High-Z Output	_	20	_	25	ns	
tLZOE ⁽²⁾	OE to Low-Z Output	5	_	5	_	ns	
thzcs1	CS1 to High-Z Output	0	20	0	25	ns	
tLZCS1	CS1 to Low-Z Output	10	_	10	_	ns	
t BA	LB, UB Access Time	_	55	_	70	ns	
tнzв	LB, UB to High-Z Output	0	20	0	25	ns	
t LZB	LB, UB to Low-Z Output	0	_	0	_	ns	

Notes:


^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to VDD-0.2V/VDD-0.3V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CS1} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2^(1,3) (CS1, OE, AND UB/LB Controlled)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CS1}$, \overline{UB} , or $\overline{LB} = V_{IL}$. $\overline{WE} = V_{IH}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		55	55 ns		ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	55	_	70	_	ns
tscs1	CS1 to Write End	45	_	60	_	ns
taw	Address Setup Time to Write End	45	_	60	_	ns
t HA	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
t PWB	LB, UB Valid to End of Write	45	_	60	_	ns
t PWE	WE Pulse Width	40	_	50	_	ns
tsp	Data Setup to Write End	25	_	30	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	20	_	20	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	5	_	5	_	ns

Notes:

^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4V to

VDD-0.2V/VDD-0.3V and output loading specified in Figure 1.


2. The internal write time is defined by the overlap of CS1 LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

^{3.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



AC WAVEFORMS


WRITE CYCLE NO. $1^{(1,2)}$ ($\overline{CS1}$ Controlled, \overline{OE} = HIGH or LOW)



Notes:


- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CS1}}$ and $\overline{\text{WE}}$ inputs and at least one of the $\overline{\text{LB}}$ and $\overline{\text{UB}}$ inputs being in the LOW state.
- 2. WRITE = $(\overline{CS1})$ [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .

WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)






WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



WRITE CYCLE NO. 4 (UB/LB Controlled)






DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit	
V DR	VDD for Data Retention	See Data Retention Waveform	1.2	3.6	V	
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CS1} \ge V_{DD} - 0.2V$	_	15	μΑ	
tsdr	Data Retention Setup Time	See Data Retention Waveform	0	_	ns	
trdr	Recovery Time	See Data Retention Waveform	trc	_	ns	

DATA RETENTION WAVEFORM (CS1 Controlled)





ORDERING INFORMATION

IS62WV25616ALL (1.65V-2.2V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
70	IS62WV25616ALL-70T	TSOP

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
70	IS62WV25616ALL-70TI	TSOP
70	IS62WV25616ALL-70BI	mini BGA (6mmx8mm)

IS62WV25616BLL (2.5V - 3.6V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IS62WV25616BLL-55T	TSOP
70	IS62WV25616BLL-70T	TSOP

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV25616BLL-55TI	TSOP
55	IS62WV25616BLL-55TLI	TSOP, Lead-free
55	IS62WV25616BLL-55BI	mini BGA (6mmx8mm)
55	IS62WV25616BLL-55BLI	mini BGA (6mmx8mm), Lead-free



