


Pin Configuration



A1 Corner	1	2	3	4	5	6	7	8	9	10	11	
<u></u> г	I	2	5	4	5	0	1	0	3	10	11	1
	〇 P21/TXD NTRI) 1 _{P19}) P16	P15 RXD0	() GND	O P11 IRQ2	ن VDDCORE	〇	O P6 TCLK2	ے GND	P2 TIOB0	A
	P22 RXD1	P20 SCK1	P18	் P17	P12 FIQ	P10 IRQ1	C VDDIO) P7 TIOA2	P4 TIOA1) GND	P1 TIOA0	B
	VDDIO) GND	NUB NWR1	O P14 TXD0) NBUSY	P9 IRQ0) P5 TIOB1) P3 TCLK1	() A16) D15	D0 TCLK0	С
	ن P23) МСКІ) NRST	<u>()</u> Р13 SCK0	် VPP	ن NRSTF		A15	் D12	〇 D14		C
	P24 BMS	P25 MCK0) NWDOVF	() A3	() A8	ं D11	〇 D10) D13	С NC	े NC	O D3	E
	ے) GND) TMS	ं GND	் тск	NOE NRD	े D9) A11	் D7	ن D8	() NC	С NC	F
	С) тdo	NWE NWR0	ے۔ 24	ं TDI	NCS0	े D2	O5) D4) D6	() GND	С NC	G
	P26 NCS2	ن VDDCOR) E VDDIO) NC) NCSF) NC	00	் D1	931/A23 CS4) NC	NC	F
) NWAIT	े GND	P27 NCS3	() A5	ं NC	े VDDIO	ن GND	ن GND	A19) VDDIO	P30/A22 CS5	J
	NCS1	NLB A0	GND	() A7) VDDIO) A10	() A13) GND	() A17	29/A21 CS6	() VDDCORE	ĸ
	ن GND	A1			C VDDIO	ن А9	ني: A12	ن GND	() VDDIO	A18) P28/A20 CS7	L

2

Pin Description

Table 1.	AT91FR4042	Pin	Description
----------	------------	-----	-------------

Module	Name	Function	Туре	Active Level	Comments
	A0 - A23	Address Bus	Output	All	Valid after reset
	D0 - D15	Data Bus	I/O	-	
	NCS0 - NCS3	External Chip Select	Output	Low	Used to select external devices
	CS4 - CS7	External Chip Select	Output	High	A23 - A20 after reset
	NWR0	Lower Byte 0 Write Signal	Output	Low	Used in Byte Write option
	NWR1	Upper Byte 1 Write Signal	Output	Low	Used in Byte Write option
	NRD	Read Signal	Output	Low	Used in Byte Write option
EBI	NWE	Write Enable	Output	Low	Used in Byte Select option
	NOE	Output Enable	Output	Low	Used in Byte Select option
	NUB	Upper Byte Select	Output	Low	Used in Byte Select option
	NLB	Lower Byte Select	Output	Low	Used in Byte Select option
	NWAIT	Wait Input	Input	Low	
	BMS	Boot Mode Select	Input	_	Sampled during reset; must be driven low during reset for Flash to be used as boot memory
AIC	FIQ	Fast Interrupt Request	Input	-	PIO-controlled after reset
AIC	IRQ0 - IRQ2	External Interrupt Request	Input	-	PIO-controlled after reset
	TCLK0 - TCLK2	Timer External Clock	Input	-	PIO-controlled after reset
Timer	TIOA0 - TIOA2	Multi-purpose Timer I/O Pin A	I/O	-	PIO-controlled after reset
	TIOB0 - TIOB2	Multi-purpose Timer I/O Pin B	I/O	-	PIO-controlled after reset
	SCK0 - SCK1	External Serial Clock	I/O	-	PIO-controlled after reset
USART	TXD0 - TXD1	Transmit Data Output	Output	-	PIO-controlled after reset
	RXD0 - RXD1	Receive Data Input	Input	-	PIO-controlled after reset
PIO	P0 - P31	Parallel IO Line	I/O	-	
WD	NWDOVF	Watchdog Overflow	Output	Low	Open drain
Clock	МСКІ	Master Clock Input	Input	-	Schmidt trigger
CIUCK	МСКО	Master Clock Output	Output	-	
Reset	NRST	Hardware Reset Input	Input	Low	Schmidt trigger
Resel	NTRI	Tri-state Mode Select	Input	Low	Sampled during reset
	TMS	Test Mode Select	Input	-	Schmidt trigger, internal pull-up
ICE	TDI	Test Data Input	Input	-	Schmidt trigger, internal pull-up
ICE	TDO	Test Data Output	Output	-	
	тск	Test Clock	Input	-	Schmidt trigger, internal pull-up






Table 1. AT91FR4042 Pin Description (Continued)

Module	Name	Function	Туре	Active Level	Comments	
Flash Memory	NCSF	Flash Memory Select	Input	Low	Enables Flash Memory when pulled low	
	NBUSY	Flash Memory Busy Output	Output	Low	Flash RDY/BUSY signal; open-drain	
	NRSTF	Flash Memory Reset Input	Input	Low	Resets Flash to standard operating mode	
	VDDIO	Power	Power	_	All V_{DDIO} , V_{DDCORE} and all GND pins	
	VDDCORE	Power	Power	_	MUST be connected to their respective	
Power	GND	Ground	Ground	_	supplies by the shortest route	
	VPP	Power	Power	_	See AT49BV/LV4096A 4-megabit (256 K x 16/512 K x 8) Single 2.7 Volt Flash Memory Datasheet	

Block Diagram

Figure 2. AT91FR4042





2648D-ATARM-03/04

Architectural Overview	The AT91FR4042 integrates Atmel's AT91R40008 ARM Thumb processor and an AT49BV4096A 4-Mbit Flash memory die in a single compact 121-ball BGA package. The address, data and control signals, except the Flash memory enable, are internally interconnected.
	The AT91R40008 architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). Designed for maximum performance and controlled by the memory controller, the ASB interfaces the ARM7TDMI processor with the on-chip 32-bit SRAM memory, the External Bus Interface (EBI) connected to the encapsulated Flash and the AMBA [™] Bridge. The AMBA Bridge drives the APB, which is designed for accesses to on-chip peripherals and optimized for low power consumption.
	The AT91FR4042 implements the ICE port of the ARM7TDMI processor on dedicated pins, offering a complete, low-cost and easy-to-use debug solution for target debugging.
Memories	The AT91FR4042 embeds 256K bytes of internal SRAM. The internal memory is directly connected to the 32-bit data bus and is single-cycle accessible. This provides maximum performance of 67 MIPS at 75 MHz by using the ARM instruction set of the processor, minimizing system power consumption and improving on the performance of separate memory solutions.
	The AT91FR4042 features an External Bus Interface (EBI), which enables connection of external memories and application-specific peripherals. The EBI supports 8- or 16-bit devices and can use two 8-bit devices to emulate a single 16-bit device. The EBI implements the early read protocol, enabling faster memory accesses than standard memory interfaces.
	The AT91FR4042 encapsulates a Flash memory organized as 256K 16-bit words, accessed via the EBI. A 16-bit Thumb instruction can be loaded from Flash memory in a single access. Separate MCU and Flash memory reset inputs (NRST and NRSTF) are provided for maximum flexibility. The user is thus free to tailor the reset operation to the application.
	The AT91FR4042 integrates resident boot software called AT91 Flash Uploader soft- ware in the encapsulated Flash. The AT91 Flash Uploader software is able to upload program application software into its Flash memory.
Peripherals	The AT91FR4042 integrates several peripherals, which are classified as system or user peripherals.
	All on-chip peripherals are 32-bit accessible by the AMBA Bridge, and can be pro- grammed with a minimum number of instructions. The peripheral register set is composed of control, mode, data, status and enable/disable/status registers.
	An on-chip Peripheral Data Controller (PDC) transfers data between the on-chip USARTs and on- and off-chip memory address space without processor intervention. Most importantly, the PDC removes the processor interrupt handling overhead, making it possible to transfer up to 64K contiguous bytes without reprogramming the start address, thus increasing the performance of the microcontroller, and reducing the power consumption.
System Peripherals	The External Bus Interface (EBI) controls the external memory or peripheral devices via an 8- or 16-bit databus and is programmed through the APB. Each chip select line has its own programming register.

AIMEI

6 AT91FR4042

2648D-ATARM-03/04

	The Power-saving (PS) module implements the Idle Mode (ARM7TDMI core clock stopped until the next interrupt) and enables the user to adapt the power consumption of the microcontroller to application requirements (independent peripheral clock control).
	The Advanced Interrupt Controller (AIC) controls the internal interrupt sources from the internal peripherals and the four external interrupt lines (including the FIQ) to provide an interrupt and/or fast interrupt request to the ARM7TDMI. It integrates an 8-level priority controller, and, using the Auto-vectoring feature, reduces the interrupt latency time.
	The Parallel Input/Output Controller (PIO) controls up to 32 I/O lines. It enables the user to select specific pins for on-chip peripheral input/output functions, and general-purpose input/output signal pins. The PIO controller can be programmed to detect an interrupt on a signal change from each line.
	The Watchdog (WD) can be used to prevent system lock-up if the software becomes trapped in a deadlock.
	The Special Function (SF) module integrates the Chip ID, the Reset Status and the Pro- tect registers.
User Peripherals	Two USARTs, independently configurable, enable communication at a high baud rate in synchronous or asynchronous mode. The format includes start, stop and parity bits and up to 8 data bits. Each USART also features a Timeout and a Time Guard register, facilitating the use of the two dedicated Peripheral Data Controller (PDC) channels.
	The 3-channel, 16-bit Timer Counter (TC) is highly programmable and supports capture or waveform modes. Each TC channel can be programmed to measure or generate different kinds of waves, and can detect and control two input/output signals. The TC has

also 3 external clock signals.





Associated Documentation

Table 2. Associated Documentation

Product	Information		Document Title	
	Internal architecture of processor ARM/Thumb instruction sets Embedded in-circuit emulator		ARM7TDMI (Thumb) Datasheet	
	External memory interface mapping Peripheral operations Peripheral user interfaces		AT91x40 Series Datasheet	
	DC characteristics	MCU	AT91R40008 Electrical Characteristics Datasheet	
AT91FR4042	Power consumption Thermal and reliability considerations AC characteristics	Flash Memory	AT49BV/LV4096A 4 megabit (256 K x 16/512 K x 8) Single 2.7 Volt Flash Memory Datasheet	
	Product overview Ordering information Packaging information Soldering profile		AT91FR4042 Datasheet (this document)	
	Detailed description of Flash	n memory	AT49BV/LV4096A 4 megabit (256 K x 16/512 K x 8) Single 2.7 Volt Flash Memory Datasheet	

Product Overview

Power Supply	The AT91FR4042 device has two types of power supply pins:
	 V_{DDCORE} pins that power the chip core (i.e., the AT91R40008 with its embedded SRAM and peripherals)
	 V_{DDIO} pins that power the AT91R40008 I/O lines and the Flash memory
	An independent I/O supply allows a flexible adaptation to external component signal levels.
Input/Output Considerations	The AT91FR4042 I/O pads accept voltage levels up to the V _{DDIO} power supply limit. After the reset, the microcontroller peripheral I/Os are initialized as inputs to provide the user with maximum flexibility. It is recommended that in any application phase, the inputs to the microcontroller be held at valid logic levels to minimize the power consumption.
Master Clock	The AT91FR4042 has a fully static design and works on the Master Clock (MCK), provided on the MCKI pin from an external source.
	The Master Clock is also provided as an output of the device on the MCKO pin, which is multiplexed with a general purpose I/O line. While NRST is active, MCKO remains low After the reset, MCKO is valid and outputs an image of the MCK signal. The PIO Controller must be programmed to use this pin as standard I/O line.
Reset	Reset restores the default states of the user interface registers (defined in the user inter- face of each peripheral), and forces the ARM7TDMI to perform the next instruction fetch from address zero. Except for the program counter the ARM7TDMI registers do not have defined reset states.
NRST Pin	NRST is active low-level input. It is asserted asynchronously, but exit from reset is syn- chronized internally to the MCK. The signal presented on MCKI must be active within the specification for a minimum of 10 clock cycles up to the rising edge of NRST to ensure correct operation. The first processor fetch occurs 80 clock cycles after the rising edge of NRST.
Watchdog Reset	The watchdog can be programmed to generate an internal reset. In this case, the reset has the same effect as the NRST pin assertion, but the BMS and NTRI pins are not sampled. Boot Mode and Tri-state Mode are not updated. If the NRST pin is asserted and the watchdog triggers the internal reset, the NRST pin has priority.
Emulation Functions	
Tri-state Mode	The AT91FR4042 microcontroller provides a tri-state mode, which is used for debug purposes. This enables the connection of an emulator probe to an application board without having to desolder the device from the target board. In tri-state mode, all the output pin drivers of the AT91R40008 microcontroller are disabled.
	In tri-state mode, direct access to the Flash via external pins is provided. This enables production Flash programming using classical Flash programmers prior to board mounting.





To enter tri-state mode, the NTRI pin must be held low during the last 10 clock cycles before the rising edge of NRST. For normal operation, the NTRI pin must be held high during reset by a resistor of up to 400 k Ω .

NTRI is multiplexed with I/O line P21 and USART1 serial data transmit line TXD1.

JTAG/ICE Debug ARM-standard embedded In-circuit Emulation is supported via the JTAG/ICE port. The TDI, TDO, TCK and TMS pins are dedicated to this debug function and can be connected to a host computer via the external ICE interface. In ICE Debug Mode, the ARM7TDMI core responds with a non-JTAG chip ID that identifies the microcontroller. This is not fully IEEE1149.1 compliant.

Memory ControllerThe ARM7TDMI processor address space is 4G bytes. The memory controller decodes
the internal 32-bit address bus and defines three address spaces:

- Internal memories in the four lowest megabytes
- Middle space reserved for the external devices (memory or peripherals) controlled by the EBI
- Internal peripherals in the four highest megabytes

In any of these address spaces, the ARM7TDMI operates in little-endian mode only.

Internal Memories The AT91FR4042 microcontroller integrates 256K bytes of internal SRAM. It is 32 bits wide and single-clock cycle accessible. Byte (8-bit), half-word (16-bit) and word (32-bit) accesses are supported and are executed within one cycle. Fetching either Thumb or ARM instructions is supported, and internal memory can store two times as many Thumb instructions as ARM instructions.

The SRAM is mapped at address 0x0 (after the Remap command), allowing ARM7TDMI exception vectors between 0x0 and 0x20 to be modified by the software.

Placing the SRAM on-chip and using the 32-bit data bus bandwidth maximizes the microcontroller performance and minimizes system power consumption. The 32-bit bus increases the effectiveness of the use of the ARM instruction set and the processing of data that is wider than 16 bits, thus making optimal use of the ARM7TDMI advanced performance.

Being able to dynamically update application software in the 256-Kbyte SRAM adds an extra dimension to the AT91FR4042.

The AT91FR4042 also integrates a 4-Mbit Flash memory that is accessed via the External Bus Interface. All data, address and control lines, except for the Chip Select signal, are connected within the device.

Boot Mode Select The ARM reset vector is at address 0x0. After the NRST line is released, the ARM7TDMI executes the instruction stored at this address. This means that this address must be mapped in nonvolatile memory after the reset. The input level on the BMS pin during the last 10 clock cycles before the rising edge of the NRST selects the type of boot memory (see Table 1 on page 3).

If the embedded Flash memory is to be used as boot memory, the BMS input must be pulled down externally and NCS0 must be connected to NCSF externally.

AT91FR4042 10

The BMS pin is multiplexed with the I/O line P24 that can be programmed after reset like any standard PIO line.

Table 3.	Boot Mode Select

	BMS	Boot Memory			
	1	External 8-bit memory on NCS0			
	0	External 16-bit memory on NCS0			
Remap Command	(Reset, Abort, Data Abort, Prefetch Abort, Undefined Instruction errupt) are mapped from address 0x0 to address 0x20. In order to to be redefined dynamically by the software, the AT91FR4042 uses I that enables switching between the boot memory and the interna the addresses. The remap command is accessible through the EB writing one in RCB of EBI_RCR (Remap Control Register). Performing is mandatory if access to the other external devices (connected to) is required. The remap operation can only be changed back by ar NRST assertion.				
Abort Control	is asserted when a	oviding a Data Abort or a Prefetch Abort exception to the ARM7TDM ccessing an undefined address in the EBI address space.			
		ted when reading the internal memory or by accessing the interna er the address is defined or not.			
External Bus Interface	0xFFC0 0000. It ge	nterface handles the accesses between addresses 0x0040 0000 and enerates the signals that control access to the external devices, and from eight 1-Mbyte banks up to four 16-Mbyte banks. It supports byte aligned accesses.			
	For each of these b	panks, the user can program:			
	Number of wait states				
		a float times (wait time after the access is finished to prevent any bus ase the device is too long in releasing the bus)			
	 Data bus width 	(8-bit or 16-bit)			
	device (Byte Ac	ide data bus, the user can program the EBI to control one 16-bit ccess Select Mode) or two 8-bit devices in parallel that emulate a 16- rte Write Access Mode).			
		nterface features also the Early Read Protocol, configurable for all the ficantly reduces access time requirements on an external device in clock cycle access.			
	In the AT91FR4042	2, the External Bus Interface connects internally to the Flash memory.			
Flash Memory		memory is organized as 262144 words of 16 bits each. The Flash ed as 16-bit words via the EBI. It uses address lines A1 - A18.			
	interconnected. Th the active-low chip the boot memory. I	and control signals, except the Flash memory enable, are internally be user should connect the Flash memory enable (NCSF) to one of selects on the EBI; NCS0 must be used if the Flash memory is to be In addition, if the Flash memory is to be used as boot memory, the pulled down externally in order for the processor to perform correct reset.			





During boot, the EBI must be configured with correct number of standard wait states. As an example, five standard wait states are required when the microcontroller is running at 66 MHz.

The user must ensure that all VDDIO, VDDCORE and all GND pins are connected to their respective supplies by the shortest route. The Flash memory powers-on in read mode. Command sequences are used to place the device in other operating modes, such as program and erase.

A separate Flash memory reset input pin (NRSTF) is provided for maximum flexibility, enabling the reset operation to adapt to the application. When this input is at a logic high level, the memory is in its standard operating mode; a low level on this input halts the current memory operation and puts its outputs in a high impedance state.

The Flash memory features data polling to detect the end of a program cycle. While a program cycle is in progress, an attempted read of the last word written will return the complement of the written data on I/O7. An open-drain NBUSY output pin provides another method of detecting the end of a program or erase cycle. This pin is pulled low while program and erase cycles are in progress and is released at the completion of the cycle. A toggle bit feature provides a third means of detecting the end of a program or erase cycle.

The Flash memory is divided into 4 sectors for erase operations.

The device has the capability to protect data stored in the 8K words boot block sector. Once the data protection for this sector is enabled, the data in the sector cannot be changed while input levels lie between ground and V_{DDIO} . The address range of the boot block is 00000h to 01FFFh

The user can override the boot block programing lockout by applying a 12 V input signal to the RESET pin while performing a chip erase, sector erase or word programing operation.

A 4-byte command sequence (Enter Single Pulse Program Mode) allows the device to be written to directly, using single pulses on the write control lines. This mode (Single-pulse Programming) is exited by powering down the device or by pulsing the NRSTF pin low for a certain duration⁽¹⁾ and then bringing it back to V_{DDIO} .

The following hardware features protect against inadvertent programming of the Flash memory:

- V_{DDIO} Sense if V_{DDIO} is below a certain level⁽¹⁾, the program function is inhibited.
- V_{DDIO} Power-on Delay once V_{DDIO} has reached the V_{DDIO} sense level, the device will automatically time out for a certain duration⁽¹⁾ before programming.
- Program Inhibit holding any one of OE low, CE high or WE high inhibits program cycles.
- Noise Filter pulses of less than a certain duration⁽¹⁾ on the WE or CE inputs will not initiate a program cycle.


See the AT49BV4096A 4-megabit (256K x 16/512K x 8) Single 2.7 volt Flash Memory Datasheet for further details on Flash operation and electrical characteristics.

Note: 1. Defined in the AT49BV4096A Flash Memory Datasheet, Atmel lit^o 1618.

AT91 Flash Uploader Software

All Flash-based AT91 devices are delivered with a pre-programmed software called the AT91 Flash Uploader, which resides in the first sector of the embedded Flash. The Flash Uploader allows programming to the embedded flash through a serial port. Either of the on-chip USARTs can be used by the Flash Uploader.





Flash Uploader Operations

The Flash Uploader requires the encapsulated Flash to be used as the AT91FR4042 boot memory and a valid clock to be applied to MCKI. After reset, the Flash Uploader immediately recopies itself into the internal SRAM and jumps to it. The following operation requires this memory resource only. External accesses are performed only to program the encapsulated Flash.

When starting, PIO input change interrupts are initialized on the RXD lines of both USARTs. When an interrupt occurs, a Timer Counter channel is started. When the next input change is detected on the RXD line, the Timer Counter channel is stopped. This is how the first character length is measured and the USART can be initiated by taking into account the ratio between the device master clock speed and the actual communication baud rate speed.

The Programming System, then, can send commands and data following a proprietary protocol for the Flash device to be programmed. It is up to the Programming System to erase and program the first sector of the Flash as the last step of the operation, in order to reduce, to a minimum, the risk that the Flash Uploader is erased and the power supply shuts down.

Note that in the event that the Flash Uploader is erased from the first sector while the new final application is not yet programmed, and while the target system power supply is switched off, it leads to a non-recoverable error and the AT91FR4042 cannot be reprogrammed by using the Flash Uploader.



Programming System Attemel provides a free Host Loader that runs on an IBM® compatible PC under Win- dows®98 or Windows®98 operating system. It can be downloaded from the Atmel Web site and requires only a serial cable to connect the Host to the Target. Communications can be selected on either COM1 or COM2 and the serial link is pred is limited to 115200 bauks. Because the serial link is the bottleneck in this configuration, the Flash programming lasts 110 seconds per Mbyte. Reduced programming is explain that be bottleneck in this configuration, the Flash programming allowed by the Flash, for example, about 40 seconds per Mbyte when the word programming becomes the bottleneck. Peripherals The AT91FR4042 peripherals are connected to the 32-bit wide Advanced Peripheral Bus. Peripheral registers are only word accessible. Byte and half-word accesses are not sup- ported. If a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access. Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space). Peripheral Registers The following registers are common to all peripherals: • Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. • Mode Register – read only register that enables the exchange of data between the processor and the peripheral. • Status Register – read only register that enables the exchange of data between the processor and the peripheral • Status Register vitting a bit to zero has no effect. Peripheral Interrupt Comtrol • the Enable Reg		
Imited to 115200 bauds. Because the serial link is the bottleneck in this configuration, the Flash programming lasts 110 seconds per Mbyte. Reduced programming time can be achieved by using a faster programming system. An AT91 Evaluation Board is capable of running a serial link at up to 500 Kbits/sec and can match the fastest programming blecomes the bottleneck. Peripherals The AT91FR4042 peripherals are connected to the 32-bit wide Advanced Peripheral Bus. Peripheral registers are only word accessible. Byte and half-word accesses are not supported. If a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access. Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space). Peripheral Registers The following registers are common to all peripherals: Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. Data Registers – read ond/or write register that enables the exchange of data between the processor and the peripheral. Data Register – read ond/or write register that enables the exchange of data between the prosest the corresponding bit and theresult can be read in the Status Register. Writing a one in the Enable/Disable/Status Registers are shadow command register. Writing a one in the Enable/Disable/Status Registers are shadow corresponding bit and the result can be read in the Status Register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers must be written at 0 for upward compatibility	Programming System	dows [®] 95 or Windows [®] 98 operating system. It can be downloaded from the Atmel Web
AT91 Evaluation Board is capable of running a serial link at up to 500 Kbits/sec and can match the fastest programming allowed by the Flash, for example, about 40 seconds per Mbyte when the word programming becomes the bottleneck. Peripherals The AT91FR4042 peripherals are connected to the 32-bit wide Advanced Peripheral Bus. Peripheral (1 a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access. Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space). Peripheral Registers The following registers are common to all peripherals: • Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. • Mode Register – read/write register that defines the configuration of the peripheral. Usually has a value of 0x0 after a reset. • Data Registers – read and/or write register that enables the exchange of data between the processor and the repripheral. • Status Register – read only register that returns the status of the peripheral. • Enable/Disable/Status Registers are shadow command register. Writing a one in the Enable Register sets the corresponding bit in the Status Register. • Inte Enable Register viftig a one in the Biable for universe register. • Data Register – read only register that reduine and the result can be read in the Status Register. • Data Register sets the corresponding bit in the Status Register. <		limited to 115200 bauds. Because the serial link is the bottleneck in this configuration,
Bus. Peripheral registers are only word accessible. Byte and half-word accesses are not supported. If a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access. Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space). Peripheral Registers The following registers are common to all peripherals: Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. Mode Register – read/write register that tegines the configuration of the peripheral. Usually has a value of 0X0 after a reset. Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. Status Register – read only register sare shadow command register. Writing a one in the Disable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register estes the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is the noRe to generate the Interrupt Source signal to the Advanced Interrupt Table Register and the Interrupt Source signal to the Advanced Interrupt Enable Register and the		AT91 Evaluation Board is capable of running a serial link at up to 500 Kbits/sec and can match the fastest programming allowed by the Flash, for example, about 40 seconds
ported. If a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access. Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space). Peripheral Registers The following registers are common to all peripherals: Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. Mode Register – read/write register that defines the configuration of the peripheral. Usually has a value of 0x0 after a reset. Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. Status Register – read only register that trunts the status of the peripheral. Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Peripheral Interrupt Control The Interrupt Control of each peripheral register bits are ANDed to their corresponding interrupt mask, bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt mask is read in the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable per	Peripherals	
Peripheral Registers The following registers are common to all peripherals: • Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. • Mode Register – read/write register that defines the configuration of the peripheral. Usually has a value of 0x0 after a reset. • Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. • Status Register – read only register that returns the status of the peripheral. • Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register resets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. Peripheral Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Bable Register and the Interrupt Bable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt masking at the ALC <th></th> <th>ported. If a byte or a half-word access is attempted, the memory controller automatically</th>		ported. If a byte or a half-word access is attempted, the memory controller automatically
 Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. Mode Register – read/write register that defines the configuration of the peripheral. Usually has a value of 0x0 after a reset. Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. Status Register – read only register that returns the status of the peripheral. Status Register – read only register are shadow command registers. Writing a one in the Enable/Disable/Status Register are shadow command registers. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers must be written at 0 for upward compatibility. These bits read 0. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt masking at the AIC 		
 Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. Mode Register – read/write register that defines the configuration of the peripheral. Usually has a value of 0x0 after a reset. Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. Status Register – read only register that returns the status of the peripheral. Status Register – read only register are shadow command registers. Writing a one in the Enable/Disable/Status Register are shadow command registers. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers must be written at 0 for upward compatibility. These bits read 0. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt masking at the AIC 	Peripheral Registers	The following registers are common to all peripherals:
 Usually has a value of 0x0 after a reset. Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. Status Register – read only register that returns the status of the peripheral. Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register resets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers must be written at 0 for upward compatibility. These bits read 0. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Sources with a non-interruptible single instruction. This eliminates the need for interrupt masking at the AIC 		• Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no
 between the processor and the peripheral. Status Register – read only register that returns the status of the peripheral. Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers must be written at 0 for upward compatibility. These bits read 0. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt masking at the AIC 		
 Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers must be written at 0 for upward compatibility. These bits read 0. Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt masking at the AIC 		
the Enable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation.Unused bits in the peripheral registers must be written at 0 for upward compatibility. These bits read 0.Peripheral Interrupt ControlThe Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller.The interrupt mask is read in the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt masking at the AIC		
Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt sources with a non-interruptible single instruction. This eliminates the need for interrupt masking at the AIC		the Enable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write
interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Inter- rupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt sources with a non- interruptible single instruction. This eliminates the need for interrupt masking at the AIC		
rupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt sources with a non- interruptible single instruction. This eliminates the need for interrupt masking at the AIC	Peripheral Interrupt Control	interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced
		rupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt sources with a non- interruptible single instruction. This eliminates the need for interrupt masking at the AIC

Peripheral Data Controller

The AT91FR4042 has a 4-channel PDC dedicated to the two on-chip USARTs. One PDC channel is dedicated to the receiver and one to the transmitter of each USART.

The user interface of a PDC channel is integrated in the memory space of each USART. It contains a 32-bit Address Pointer Register (RPR or TPR) and a 16-bit Transfer Counter Register (RCR or TCR). When the programmed number of transfers are performed, a status bit indicating the end of transfer is set in the USART Status Register and an interrupt can be generated.







System Peripherals

PS: Power-saving	The power-saving feature optimizes power consumption, enabling the software to stop the ARM7TDMI clock (idle mode), restarting it when the module receives an interrupt (or reset). It also enables on-chip peripheral clocks to be enabled and disabled individually, matching power consumption and application needs.
AIC: Advanced Interrupt Controller	 The Advanced Interrupt Controller has an 8-level priority, individually maskable, vectored interrupt controller, and drives the NIRQ and NFIQ pins of the ARM7TDMI from: The external fast interrupt line (FIQ) The three external interrupt request lines (IRQ0 - IRQ2) The interrupt signals from the on-chip peripherals The AIC is extensively programmable offering maximum flexibility, and its vectoring features reduce the real-time overhead in handling interrupts. The AIC also features a spurious vector detection feature, which reduces spurious interrupt handling to a minimum, and a protect mode that facilitates the debug capabilities.
PIO: Parallel I/O Controller	The AT91FR4042 has 32 programmable I/O lines. Six pins are dedicated as general- purpose I/O pins. Other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins. The PIO controller enables generation of an interrupt on input change and insertion of a simple input glitch filter on any of the PIO pins.
WD: Watchdog	The Watchdog is built around a 16-bit counter and is used to prevent system lock-up if the software becomes trapped in a deadlock. It can generate an internal reset or inter- rupt, or assert an active level on the dedicated pin NWDOVF. All programming registers are password-protected to prevent unintentional programming.
SF: Special Function	 The AT91FR4042 provides registers that implement the following special functions. Chip Identification RESET Status Protect Mode

User Peripherals

USART: Universal Synchronous/	The AT91FR4042 provides two identical, full-duplex, universal synchronous/asynchro- nous receiver/transmitters.
Asynchronous Receiver Transmitter	Each USART has its own baud rate generator, and two dedicated Peripheral Data Con- troller channels. The data format includes a start bit, up to 8 data bits, an optional programmable parity bit and up to 2 stop bits.
	The USART also features a Receiver Timeout register, facilitating variable length frame support when it is working with the PDC, and a Time-guard register, used when interfacing with slow remote equipment.
TC: Timer Counter	The AT91FR4042 features a Timer Counter block that includes three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.
	The Timer Counter can be used in Capture or Waveform mode, and all three counter channels can be started simultaneously and chained together.





Ordering Information Table 4. Ordering Information


Ordering Code	Package	Temperature Operating Range
AT91FR4042-CI	BGA 121	Industrial (-40°C to 85°C)

AT91FR4042 18

2648D-ATARM-03/04

Packaging Information

Figure 4. AT91FR4042 Package






Table 5. Thermal Resistance Data

Symbol	Parameter	Condition	Package	Тур	Units
θ_{JA}	Junction-to- ambient thermal resistance	Still Air	121-BGA	33.9	°C/W
θ_{JC}	Junction-to-case thermal resistance		121-BGA	7.7	

Table 6. Device and 121-ball BGA Package Maximum Weight

101	
194	mg





Table 7. 121-ball BGA Package Characterisicst

Ball diameter	0.35 mm
Ball land	0.4 ±0.05 mm
Solder mask opening	0.3 ± 0.05 mm
Plating material	Copper
Solder ball material	Sn/Pb
Moisture Sensitivity Level	3

Soldering Profile

Table 8 gives the recommended soldering profile from J-STD-20.

Table 8. Soldering Profile

	Convection or IR/Convection	VPR
Average Ramp-up Rate (183°C to Peak)	3°C/sec. max.	10°C/sec.
Preheat Temperature 125°C ±25°C	120 sec. max	
Temperature Maintained Above 183°C	60 sec. to 150 sec.	
Time within 5°C of Actual Peak Temperature	10 sec. to 20 sec.	60 sec.
Peak Temperature Range	220 +5/-0°C or 235 +5/-0°C	215 to 219°C or 235 +5/-0°C
Ramp-down Rate	6°C/sec.	10°C/sec.
Time 25°C to Peak Temperature	6 min. max	

Small packages may be subject to higher temperatures if they are reflowed in boards with larger components. In this case, small packages may have to withstand temperatures of up to 235°C, not 220°C (IR reflow).

Recommended package reflow conditions depend on package thickness and volume. See Table 9.

Parameter	Temperature
Convection	220 +5/-0°C
VPR	215 to 219°C
IR/Convection	220 +5/-0°C

Table 9. Recommended Package Reflow Conditions (1, 2, 3)

Notes: 1. The packages are qualified by Atmel by using IR reflow conditions, not convection or VPR.

- 2. By default, the package level 1 is qualified at 220°C (unless 235°C is stipulated).
- 3. The body temperature is the most important parameter but other profile parameters such as total exposure time to hot temperature or heating rate may also influence component reliability.

A maximum of three reflow passes is allowed per component.





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature



Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel[®] and combinations thereof, are the registered trademarks, of Atmel Corporation or its subsidiaries. ARM[®], ARM7TDMI[®] Thumb[®] and ARM Powered[®] are registered trademarks and AMBA[™] is the trademark of ARM Ltd.; IBM[®] is a registered trademark of IBM Corporation; Windows[®], Windows[®]95, Windows[®]98 are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others.



Printed on recycled paper.

2648D-ATARM-03/04 0M