ADP3336* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

- AN-1072: How to Successfully Apply Low Dropout Regulators
- AN-262: Low-Noise Low Drop-Out Regulator for Portable Equipment

Data Sheet

- ADP3336:High Accuracy Ultralow I_Q, 500 mA anyCAP® Adjustable Low Dropout Regulator Data Sheet

TOOLS AND SIMULATIONS

- ADI Linear Regulator Design Tool and Parametric Search
- ADIsimPower™ Voltage Regulator Design Tool

REFERENCE DESIGNS

- CN0162
- CN0206
- CN0241
- CN0254

DESIGN RESOURCES

- ADP3336 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADP3336 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

ADP3336–SPECIFICATIONS[1, 2]

(V_{IN} = 6.0 V, C_{IN} = C_{OUT} = 1.0 μF, T_J = –40°C to +125°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OUTPUT						
Voltage Accuracy[3, 4]	V_{OUT}	V_{IN} = $V_{OUT(NOM)}$ + 0.4 V to 12 V I_L = 0.1 mA to 500 mA T_J = 25°C	–0.9		+0.9	%
		V_{IN} = $V_{OUT(NOM)}$ + 0.4 V to 12 V I_L = 0.1 mA to 500 mA T_J = –40°C to +125°C	–1.8		+1.8	%
		V_{IN} = $V_{OUT(NOM)}$ + 0.4 V to 12 V I_L = 0.1 mA to 500 mA T_J = 150°C	–2.3		+2.3	%
Line Regulation[3]		V_{IN} = $V_{OUT(NOM)}$ + 0.4 V to 12 V I_L = 0.1 mA T_A = 25°C		0.04		mV/V
Load Regulation		I_L = 0.1 mA to 500 mA T_A = 25°C		0.04		mV/mA
Dropout Voltage	V_{DROP}	V_{OUT} = 98% of $V_{OUT(NOM)}$				
		I_L = 500 mA		200	400	mV
		I_L = 300 mA		140	235	mV
		I_L = 50 mA		60	130	mV
		I_L = 0.1 mA		10		mV
Peak Load Current	I_{LDPK}	V_{IN} = $V_{OUT(NOM)}$ + 1 V		800		mA
Output Noise	V_{NOISE}	f = 10 Hz–100 kHz, C_L = 10 μF I_L = 500 mA, C_{NR} = 10 nF, V_{OUT} = 2.5		27		μV rms
		f = 10 Hz–100 kHz, C_L = 10 μF I_L = 500 mA, C_{NR} = 0 nF, V_{OUT} = 2.5		45		μV rms
GROUND CURRENT[5]						
In Regulation	I_{GND}	I_L = 500 mA		4.5	10	mA
		I_L = 300 mA		2.6	6	mA
		I_L = 50 mA		0.5	1.5	mA
		I_L = 0.1 mA		80	110	μA
In Dropout	I_{GND}	V_{IN} = $V_{OUT(NOM)}$ – 100 mV I_L = 0.1 mA		120	400	μA
In Shutdown	I_{GNDSD}	$\overline{SD}$ = 0 V, V_{IN} = 12 V		0.01	1	μA
SHUTDOWN						
Threshold Voltage	$V_{\overline{THSD}}$	ON	2.0			V
		OFF			0.4	V
$\overline{SD}$ Input Current	$I_{\overline{SD}}$	0 ≤ $\overline{SD}$ ≤ 12 V		1.2	5	μA
Output Current In Shutdown	$I_{\overline{OSD}}$	T_A = 25°C, V_{IN} = 12 V		0.01	1	μA
		T_A = 85°C, V_{IN} = 12 V		0.01	1	μA

NOTES

[1] All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC) methods.

[2] Application stable with no load.

[3] V_{IN} = 2.6 V to 12 V for models with $V_{OUT(NOM)}$ ≤ 2.2 V.

[4] Over the V_{OUT} range of 1.5 V to 10 V.

[5] Ground current includes current through external resistors.

Specifications subject to change without notice.

REV.

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage . . . . –0.3 V to +16 V
Shutdown Input Voltage . . . . –0.3 V to +16 V
Power Dissipation . . . . Internally Limited
Operating Ambient Temperature Range . . . . –40°C to +85°C
Operating Junction Temperature Range . . . –40°C to +150°C
θ_{JA} 2-layer . . . . 153°C/W
θ_{JA} 4-layer . . . . 110°C/W
Storage Temperature Range . . . . –65°C to +150°C
Lead Temperature Range (Soldering 10 sec) . . . . 300°C
Vapor Phase (60 sec) . . . . 215°C
Infrared (15 sec) . . . . 220°C

*This is a stress rating only; operation beyond these limits can cause the device to
be permanently damaged.

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1, 2, 3	OUT	Output of the Regulator. Bypass to ground with a 1.0 µF or larger capacitor. All pins must be connected together for proper operation.
4	GND	Ground Pin.
5	FB	Feedback Input. Connect to an external resistor divider which sets the output voltage. Can also be used for further reduction of output noise (see text for detail). Capacitor required if $C_{OUT} > 3.3$ µF.
6	$\overline{SD}$	Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, this pin should be connected to the input pin.
7, 8	IN	Regulator Input. All pins must be connected together for proper operation.

PIN CONFIGURATION

```
        ┌─────────────┐
OUT  1  │  ●       8  │  IN
OUT  2  │  ADP3336  7 │  IN
OUT  3  │ TOP VIEW  6 │  SD
GND  4  │(Not to Scale) 5 │  FB
        └─────────────┘
```

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3336 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!
ESD SENSITIVE DEVICE

# ADP3336–Typical Performance Characteristics

TPC 1. Line Regulation Output Voltage vs. Supply Voltage

TPC 2. Output Voltage vs. Load Current

TPC 3. Ground Current vs. Supply Voltage


TPC 4. Ground Current vs. Load Current

TPC 5. Output Voltage Variation % vs. Junction Temperature

TPC 6. Ground Current vs. Junction Temperature


TPC 7. Dropout Voltage vs. Output Current


TPC 8. Power-Up/Power-Down


TPC 9. Power-Up Response

REV.

TPC 10. Line Transient Response


TPC 11. Line Transient Response


TPC 12. Load Transient Response

TPC 13 Load Transient Response

TPC 14. Short Circuit Current

TPC 15. Turn On–Turn Off Response

TPC 16. Power Supply Ripple Rejection

TPC 17. RMS Noise vs. C_L (10 Hz–100 kHz)

TPC 18. Output Noise Density

REV.

ADP3336

THEORY OF OPERATION

The new anyCAP LDO ADP3336 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2 which is varied to provide the available output voltage option. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.


Figure 2. Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that equilibrium produces a large, temperature-proportional input, "offset voltage" that is repeatable and very well controlled. The temperature-proportional offset voltage is combined with the complementary diode voltage to form a "virtual bandgap" voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the trade-off of noise sources that leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the bandgap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values can be chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider thus avoiding the error resulting from base current loading in conventional circuits.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole-splitting arrangement to achieve reduced sensitivity to the value, type, and ESR of the load capacitance.

Most LDOs place very strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

With the ADP3336 anyCAP LDO, this is no longer true. It can be used with virtually any good quality capacitor, with no constraint on the minimum ESR. This innovative design allows the circuit to be stable with just a small 1 µF capacitor on the output. Additional advantages of the pole-splitting scheme include

superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive ±1.8% accuracy is guaranteed over line, load, and temperature.

Additional features of the circuit include current limit and thermal shutdown.

APPLICATION INFORMATION

Capacitor Selection

Output Capacitors: as with any micropower device, output transient response is a function of the output capacitance. The ADP3336 is stable with a wide range of capacitor values, types and ESR (anyCAP). A capacitor as low as 1 µF is all that is needed for stability; larger capacitors can be used if high output current surges are anticipated. The ADP3336 is stable with extremely low ESR capacitors (ESR ≈ 0), such as multilayer ceramic capacitors (MLCC) or OSCON. Note that the effective capacitance of some capacitor types may fall below the minimum at cold temperature. Ensure that the capacitor provides more than 1 µF at minimum temperature.

Input Bypass Capacitor

An input bypass capacitor is not strictly required but is advisable in any application involving long input wires or high source impedance. Connecting a 1 µF capacitor from IN to ground reduces the circuit's sensitivity to PC board layout. If a larger value output capacitor is used, then a larger value input capacitor is also recommended.

Noise Reduction

A noise reduction capacitor (C_{NR}) can be placed between the output and the feedback pin to further reduce the noise by 6 dB–10 dB (TPC 18). Low leakage capacitors in 100 pF–500 pF range provide the best performance. Since the feedback pin (FB) is internally connected to a high impedance node, any connection to this node should be carefully done to avoid noise pickup from external sources. The pad connected to this pin should be as small as possible and long PC board traces are not recommended.

When adding a noise reduction capacitor, maintain a minimum load current of 1 mA when not in shutdown.

It is important to note that as C_{NR} increases, the turn-on time will be delayed. With C_{NR} values greater than 1 nF, this delay may be on the order of several milliseconds.


Figure 3. Typical Application Circuit

REV.

Output Voltage

The ADP3336 has an adjustable output voltage that can be set by an external resistor divider. The output voltage will be divided by R1 and R2, and then fed back to the FB pin.

In order to have the lowest possible sensitivity of the output voltage to temperature variations, it is important that the parallel resistance of R1 and R2 is always 50 kΩ.

$$\frac{R1 \times R2}{R1 + R2} = 50 \ k\Omega$$

Also, for the best accuracy over temperature the feedback voltage should be set for 1.178 V:

$$V_{FB} = V_{OUT} \times \left(\frac{R2}{R1 + R2} \right)$$

where V_{OUT} is the desired output voltage and V_{FB} is the "virtual bandgap" voltage. Note that V_{FB} does not actually appear at the FB pin due to loading by the internal PTAT current.

Combining the above equations and solving for R1 and R2 gives the following formulas:

$$R1 = 50 \ k\Omega \times \frac{V_{OUT}}{V_{FB}}$$

$$R2 = \frac{50 \ k\Omega}{\left(1 - \dfrac{V_{FB}}{V_{OUT}} \right)}$$

Table I. Feedback Resistor Selection

V_{OUT}	R1 (1% Resistor)	R2 (1% Resistor)
1.5 V	63.4 kΩ	232 kΩ
1.8 V	76.8 kΩ	147 kΩ
2.2 V	93.1 kΩ	107 kΩ
2.7 V	115 kΩ	88.7 kΩ
3.3 V	140 kΩ	78.7 kΩ
5 V	210 kΩ	64.9 kΩ
10 V	422 kΩ	56.2 kΩ

Paddle-Under-Lead Package

The ADP3336 uses a proprietary paddle-under-lead package design to ensure the best thermal performance in an MSOP-8 footprint. This new package uses an electrically isolated die attach that allows all pins to contribute to heat conduction. This technique reduces the thermal resistance to 110°C/W on a 4-layer board as compared to >160°C/W for a standard MSOP-8 leadframe. Figure 4 shows the standard physical construction of the MSOP-8 and the paddle-under-lead leadframe.

Figure 4. Thermally Enhanced Paddle-Under-Lead Package

Thermal Overload Protection

The ADP3336 is protected against damage from excessive power dissipation by its thermal overload protection circuit which limits the die temperature to a maximum of 165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where die temperature starts to rise above 165°C, the output current is reduced until the die temperature has dropped to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed 150°C.

Calculating Junction Temperature

Device power dissipation is calculated as follows:

$$P_D = (V_{IN} - V_{OUT}) \ I_{LOAD} + (V_{IN}) \ I_{GND}$$

Where I_{LOAD} and I_{GND} are load current and ground current, V_{IN} and V_{OUT} are input and output voltages respectively.

Assuming I_{LOAD} = 400 mA, I_{GND} = 4 mA, V_{IN} = 5.0 V and V_{OUT} = 3.3 V, device power dissipation is:

$$P_D = (5 - 3.3) \ 400 \ mA + 5.0(4 \ mA) = 700 \ mW$$

The proprietary package used in the ADP3336 has a thermal resistance of 110°C/W, significantly lower than a standard MSOP-8 package. Assuming a 4-layer board, the junction temperature rise above ambient temperature will be approximately equal to:

$$\Delta T_{JA} = 0.700 \ W \times 110°C = 77.0°C$$

To limit the maximum junction temperature to 150°C, maximum allowable ambient temperature will be:

$$T_{AMAX} = 150°C - 77.0°C = 73.0°C$$

Printed Circuit Board Layout Consideration

All surface mount packages rely on the traces of the PC board to conduct heat away from the package.

ADP3336

In standard packages the dominant component of the heat resistance path is the plastic between the die attach pad and the individual leads. In typical thermally enhanced packages one or more of the leads are fused to the die attach pad, significantly decreasing this component. To make the improvement meaningful, however, a significant copper area on the PCB must be attached to these fused pins.

The proprietary paddle-under-lead frame design of the ADP3336 uniformly minimizes the value of the dominant portion of the thermal resistance. It ensures that heat is conducted away by all pins of the package. This yields a very low 110°C/W thermal resistance for an MSOP-8 package, without any special board layout requirements, relying only on the normal traces connected to the leads. This yields a 33% improvement in heat dissipation capability as compared to a standard MSOP-8 package. The thermal resistance can be decreased by, approximately, an additional 10% by attaching a few square cm of copper area to the IN pin of the ADP3336 package.

It is not recommended to use solder mask or silkscreen on the PCB traces adjacent to the ADP3336's pins since it will increase the junction-to-ambient thermal resistance of the package.

Shutdown Mode
Applying a TTL high signal to the shutdown ($\overline{SD}$) pin or tying it to the input pin, will turn the output ON. Pulling $\overline{SD}$ down to 0.4 V or below, or tying it to ground will turn the output OFF. In shutdown mode, quiescent current is reduced to much less than 1 μA.

REV.

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 5. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters

ORDERING GUIDE

Model[1]	Temperature Range	Output Voltage	Package Description	Package Option	Branding
ADP3336ARMZ-REEL7	−40°C to +85°C	Adjustable	8-Lead MSOP	RM-8	L22

[1] Z = RoHS Compliant Part.

REVISION HISTORY

1/11—Rev. 0 to Rev. A
Changes to Ordering Guide...9

10/00—Revision 0: Initial Version

ANALOG DEVICES

w w w . a n a l o g . c o m