

10-Bit Serial Input Latched Source Driver

Features and Benefits

- Controlled output slew rate
- High-speed data storage
- 60 V minimum output breakdown
- High data-input rate
- PNP active pull-downs
- Low output-saturation voltages
- Low-power CMOS logic and latches
- Improved replacements for TL4810x, UCN5810x, and UCQ5810x

Packages:



Not to scale



20-pin SOICW (LW package)

Description


The A6810 combines 10-bit CMOS shift registers, accompanying data latches, and control circuitry with bipolar sourcing outputs and PNP active pull-downs. Designed primarily to drive vacuum-fluorescent (VF) displays, the 60 V and –40 mA output ratings also allow this device to be used in many other peripheral power driver applications. The A6810 features an increased data input rate (compared with the older UCN/UCQ5810-F) and a controlled output slew rate.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 3.3 or 5 V logic supply, serial data-input rates of at least 10 MHz can be attained

A CMOS serial data output permits cascaded connections in applications requiring additional drive lines. Similar devices are available as the A6812 (20-bit) and A6818 (32-bit).

The A6810 output source drivers are NPN Darlingtons, capable of sourcing up to 40 mA. The controlled output slew rate reduces electromagnetic noise, which is an important consideration in systems that include telecommunications and microprocessors, and to meet government emissions regulations. For inter-digit

Continued on the next page ...



Functional Block Diagram

Description (continued)

blanking, all output drivers can be disabled and all sink drivers turned on with a BLANKING input high. The PNP active pull-downs can sink at least 2.5 mA.

The A6810 is available in three temperature ranges for optimum performance in commercial (S), industrial (E), and automotive (K) applications. It is provided in two package styles, through-hole

DIP (package A) and surface-mount SOIC (package LW). Copper leadframes, low logic-power dissipation, and low output-saturation voltages allow all devices to source 25 mA from all outputs continuously over the full operating temperature range.

The lead (Pb) free versions have 100% matte tin leadframe plating.

Selection Guide						
Part Number	Pb-free	Packing	Ambient Temperature, T _A (°C)	Package		
A6810EA-T	Yes	21 pieces/tube	-40 to 85			
A6810SA-T	Yes	21 pieces/tube	-20 to 85	18-pin DIP		
A6810ELWTR-T	Yes	1000 pieces/13-in. reel	-40 to 85			
A6810KLWTR-T	Yes	1000 pieces/13-in. reel	-40 to 125	20-pin SOIC-W		
A6810SLWTR-T	Yes	1000 pieces/13-in. reel	-20 to 85			

*Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change May 3, 2010. Deadline for receipt of LAST TIME BUY orders is October 29, 2010.


Absolute Maximum Ratings*


Characteristic	Symbol	Notes	Rating	Units
Logic Supply Voltage	V _{DD}		7.0	V
Driver Supply Voltage	V _{BB}		60	V
Input Voltage Range	V _{IN}		-0.3 to V _{DD} + 0.3	V
Continuous Output Current Range	I _{OUT}		-40 to 15	mA
		Range E	-40 to 85	°C
Operating Ambient Temperature	T _A	Range K	-40 to 125	°C
		Range S	-20 to 85	°C
Maximum Junction Temperature	T _J (max)		150	°C
Storage Temperature	T _{stg}		-55 to 125	°C

*Caution: These CMOS devices have input static protection (Class 2) but are still susceptible to damage if exposed to extremely high static electrical charges.



10-Bit Serial Input Latched Source Driver







Thermal Characteristics

Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance		Package A, 1-layer PCB with copper limited to solder pads	65	°C/W
Tackage memainesistance	$R_{\theta JA}$	Package LW, 1-layer PCB with copper limited to solder pads	90	°C/W


*Additional thermal information available on the Allegro website.



TYPICAL INPUT CIRCUIT



TYPICAL OUTPUT DRIVER





ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ (A6810S-) or over operating temperature range (A6810E-), $V_{BB} = 60 \text{ V}$, logic supply operating voltage $V_{DD} = 3.0$ to 5.5 V; unless otherwise noted


			Limits	: @ V _{DD} :	= 3.3 V	Limit			
Characteristic	Symbol	Test Conditions	MIn.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 0 V	_	<-0.1	-15	—	<-0.1	-15	μA
Output Voltage	V _{OUT(1)}	I _{OUT} = -25 mA	57.5	58.3	_	57.5	58.3	_	V
	V _{OUT(0)}	I _{OUT} = 1 mA	_	1.0	1.5	—	1.0	1.5	V
Output Pull-Down Current	I _{OUT(0)}	V_{OUT} = 5 V to V_{BB}	2.5	5.0	_	2.5	5.0		mA
Input Voltage	V _{IN(1)}		2.2	_	_	3.3	_	_	V
	V _{IN(0)}		_		1.1	_	_	1.7	V
Input Current	I _{IN(1)}	V _{IN} = V _{DD}	—	<0.01	1.0	—	<0.01	1.0	μA
	I _{IN(0)}	V _{IN} = 0 V	_	<-0.01	-1.0	_	<-0.01	-1.0	μA
Input Clamp Voltage	V _{IK}	I _{IN} = -200 μA	—	-0.8	-1.5	—	-0.8	-1.5	V
Serial Data Output Voltage	V _{OUT(1)}	I _{OUT} = -200 μA	2.8	3.05	_	4.5	4.75	—	V
	V _{OUT(0)}	I _{OUT} = 200 μA	_	0.15	0.3	—	0.15	0.3	V
Maximum Clock Frequency	f _c		10*			10*	_		MHz
Logic Supply Current	I _{DD(1)}	All Outputs High	_	0.25	0.75	—	0.3	1.0	mA
	I _{DD(0)}	All Outputs Low	-	0.25	0.75	—	0.3	1.0	mA
Load Supply Current	I _{BB(1)}	All Outputs High, No Load	_	1.5	3.0	—	1.5	3.0	mA
	I _{BB(0)}	All Outputs Low	—	0.2	20	—	0.2	20	μA
Blanking-to-Output Delay	t _{dis(BQ)}	C _L = 30 pF, 50% to 50%	_	0.7	2.0	—	0.7	2.0	μs
	t _{en(BQ)}	C _L = 30 pF, 50% to 50%	_	1.8	3.0	—	1.8	3.0	μs
Strobe-to-Output Delay	t _{p(STH-QL)}	R_L = 2.3 kΩ, C_L ≤ 30 pF	-	0.7	2.0	—	0.7	2.0	μs
	t _{p(STH-QH)}	R_L = 2.3 k Ω , $C_L \le$ 30 pF	_	1.8	3.0	—	1.8	3.0	μs
Output Fall Time	t _f	R_L = 2.3 kΩ, C_L ≤ 30 pF	2.4	—	12	2.4	_	12	μs
Output Rise Time	t _r	R _L = 2.3 kΩ, C _L ≤ 30 pF	2.4	_	12	2.4	—	12	μs
Output Slew Rate	dV/dt	R _L = 2.3 kΩ, C _L ≤ 30 pF	4.0	_	20	4.0	_	20	V/µs
Clock-to-Serial Data Out Delay	t _{p(CH-SQX)}	I _{OUT} = ±200 μA	_	50		_	50		ns

Negative current is defined as coming out of (sourcing) the specified device terminal.

Typical data is is for design information only and is at T_A = +25°C.

*Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.





TIMING REQUIREMENTS and SPECIFICATIONS

A. Data Active Time Before Clock Pulse
(Data Set-Up Time), t _{su(D)} 25 ns
B. Data Active Time After Clock Pulse
(Data Hold Time), t _{h(D)} 25 ns
C. Clock Pulse Width, $t_{w(CH)}$
D. Time Between Clock Activation and Strobe, $t_{\text{su}(C)}$ 100 ns
E. Strobe Pulse Width, $t_{w(\text{STH})}$ 50 ns
NOTE – Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The Dwg. WP-030A

SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the PNP active pull-down sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.




TRUTH TABLE


Serial		Shift Register Co				Conte	nts	Serial		Latch Contents						Output Contents				\$		
Data Input	Clock Input		I ₂	I ₃		I _{N-1}	I _N	Data Output	Strobe Input	I ₁	I ₂	l ₃		I _{N-1}	I _N	Blanking	I ₁	I ₂	I ₃	I _{N-1}	I _N	
н		н	R ₁	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
L		L	R ₁	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
х		R ₁	R_2	R_3		R _{N-1}	R _N	R _N														
		x	Х	Х		Х	Х	x	L	R ₁	R_2	R_3		R _{N-1}	R_N							
		P ₁	P ₂	P ₃		P _{N-1}	P _N	P _N	Н	P ₁	P ₂	P ₃		P _{N-1}	P_N	L	P ₁	P ₂	P ₃	P _N	₋₁ P _N	
										Х	Х	Х		Х	Х	Н	L	L	L	L	L	

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State





Package LW 20-Pin SOICW





7

Copyright ©1998-2010, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website: www.allegromicro.com

